Institute of Electrical and Electronics Engineers (IEEE)

Công bố khoa học tiêu biểu

* Dữ liệu chỉ mang tính chất tham khảo

Sắp xếp:  
A Transmission Line Model for Silicided Diffusions: Impact on the Performance of VLSI Circuits
Institute of Electrical and Electronics Engineers (IEEE) - Tập 17 Số 2 - Trang 281-291 - 1982
D.B. Scott, W. R. Hunter, H. Shichijo
A filtering technique to lower LC oscillator phase noise
Institute of Electrical and Electronics Engineers (IEEE) - Tập 36 Số 12 - Trang 1921-1930 - 2001
Emad Hegazi, Henrik Sjöland, A.A. Abidi
Noise in RF-CMOS mixers: a simple physical model
Institute of Electrical and Electronics Engineers (IEEE) - Tập 35 Số 1 - Trang 15-25 - 2000
Hooman Darabi, A.A. Abidi
Full-speed testing of A/D converters
Institute of Electrical and Electronics Engineers (IEEE) - Tập 19 Số 6 - Trang 820-827 - 1984
J. Doernberg, H.-S. Lee, D.A. Hodges
Modeling of frequency and temperature effects in GaAs MESFETs
Institute of Electrical and Electronics Engineers (IEEE) - Tập 25 Số 1 - Trang 299-306 - 1990
P.C. Canfield, S.C.F. Lam, D.J. Allstot
A 56-Gb/s PAM4 Receiver With Low-Overhead Techniques for Threshold and Edge-Based DFE FIR- and IIR-Tap Adaptation in 65-nm CMOS
Institute of Electrical and Electronics Engineers (IEEE) - Tập 54 Số 3 - Trang 672-684 - 2019
Ashkan Roshan-Zamir, Takayuki Iwai, Yang-Hang Fan, Ankur Kumar, Hae-Woong Yang, Lee Sledjeski, John R. Hamilton, S. Chandramouli, A. Aude, Samuel Palermo
A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process
Institute of Electrical and Electronics Engineers (IEEE) - Tập 50 Số 11 - Trang 2603-2612 - 2015
Sang-Hyeok Chu, Woorham Bae, Gyu-Seob Jeong, Sungchun Jang, Sung Woo Kim, Jiho Joo, Gyungock Kim, Deog‐Kyoon Jeong
A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition
Institute of Electrical and Electronics Engineers (IEEE) - Tập 44 Số 12 - Trang 3590-3602 - 2009
Jri Lee, Ke-Chung Wu
A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology
Institute of Electrical and Electronics Engineers (IEEE) - Tập 47 Số 3 - Trang 627-640 - 2012
Ming-Shuan Chen, Yu-Nan Shih, Chen-Lun Lin, Hao-Wei Hung, Jri Lee
Synthesis of control circuits in folded pipelined DSP architectures
Institute of Electrical and Electronics Engineers (IEEE) - Tập 27 Số 1 - Trang 29-43 - 1992
Keshab K. Parhi, C.-Y. Wang, Andrew P. Brown
Tổng số: 46   
  • 1
  • 2
  • 3
  • 4
  • 5