A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition

anand, 2001, a 2.75 gb/s cmos clock recovery circuit with broad capture range, Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers, 214

10.1109/JSSC.2002.806284

razavi, 2002, Design of Integrated Circuits for Optical Communications

10.1109/ISSCC.1999.759287

lee, 2003, a 40-gb/s clock and data recovery circuit in 0.18-<formula formulatype="inline"><tex notation="tex">$\mu{\hbox {m}}$</tex></formula> cmos technology, IEEE J Solid-State Circuits, 38, 2181, 10.1109/JSSC.2003.818566

10.1109/JSSC.2006.872871

devito, 1991, a 52 mhz and 155 mhz clock-recovery pll, Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers, 142

10.1109/JSSC.2008.922719

10.1109/JSSC.2006.880610

10.1109/JSSC.2007.897165

10.1109/JLT.1985.1074356

10.1049/el:19750415

10.1109/JSSC.2008.2006227

10.1109/4.918913

0, 40 Gb/s and 100 Gb/s Ethernet Task Force

amamiya, 2009, a 40 gb/s multi-data-rate cmos transceiver chipset with sfi-5 interface for optical transmission systems, Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers, 358

10.1109/4.868047

yue, 2006, mm-wave ic design: the transition from iii-v to cmos circuit techniques, short course, rf and high speed cmos, Proc IEEE Compound Semiconductor Integrated Circuit Symp (CSICS)

10.1109/4.173101

razavi, 1995, Principles of Data Conversion System Design

10.1109/VLSIC.2004.1346583

10.1109/JSSC.2007.916598

10.1109/JSSC.2006.880617

10.1109/JSSC.2006.884389