Synthesis of control circuits in folded pipelined DSP architectures

10.1109/ICASSP.1991.150567

10.1109/5.48830

10.1109/12.73588

10.1007/978-3-642-95432-0_7

10.1109/ISCAS.1991.176854

10.1109/JSSC.1986.1052484

10.1109/TCOM.1976.1093315

smith, 1988, Serial Data Computation

10.1109/31.55029

10.1109/31.75394

10.1109/ASAP.1990.145471

10.1109/ISCAS.1990.112539

10.1109/43.31522

10.1109/DAC.1990.114831

10.1109/ICCAD.1989.76897

10.1109/ICASSP.1991.150623

li, 1985, The design of optimal systolic arrays, IEEE Trans Comput, c 34, 67

10.1109/DAC.1990.114832

10.1109/TC.1986.1676652

kung, 1988, VLSI Array Processors

10.1109/ICCD.1990.130240

jagadish, 1987, array architectures for iterative algorithms, Proceedings of the IEEE, 75, 1304, 10.1109/PROC.1987.13882

goossens, 1989, loop optimization in register-transfer scheduling for dsp-systems, 26th ACM/IEEE Design Automation Conference, 826, 10.1145/74382.74384

girczyc, 1987, Loop winding?A data flow approach to functional pipelining, Proc IEEE Int Symp Circuits Syst, 382

10.1145/773453.808184

10.1109/TAU.1968.1162002

cappello, 1984, Unifying VLSI array design with linear transformation of space time, Advances in Computing Research, 2, 23

10.1109/5.52214

10.1109/MDT.1986.295047

10.1109/43.3169

10.1109/DAC.1990.114833

lee, 1989, A new integer linear programming formulation for the scheduling problem in data path synthesis, Proc IEEE Int Conf Computer-Aided Design, 20

10.1109/DAC.1990.114897

10.1145/123186.123350