A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology

wu, 2003, Differential 4-tap and 7-tap transverse filters in sige for 10 Gb/s multimode fiber optic link equalization, IEEE ISSCC Dig Tech Papers, 180

10.1109/JSSC.2009.2039268

10.1109/JSSC.2008.922719

10.1109/JSSC.2007.914290

toifl, 2007, A 72 mW 0.03 mm<formula formulatype="inline"> <tex Notation="TeX">$^{2}$</tex></formula> inductorless 40 Gb/s CDR in 65 nm SOI CMOS, IEEE ISSCC Dig Tech Papers, 226

10.1109/JSSC.2009.2031026

10.1109/JSSC.2008.2001876

10.1109/ISSCC.2010.5433823

10.1109/JSSC.2009.2014733

10.1109/JSSC.2010.2040117

10.1109/HOTI.2010.13

lee, 2003, A 40-Gb/s clock and data recovery circuit in 0.18-<formula formulatype="inline"><tex Notation="TeX">$\mu{\hbox{m}}$</tex> </formula> CMOS technology, IEEE J Solid-State Circuits, 38, 2181, 10.1109/JSSC.2003.818566

wu, 2010, A <formula formulatype="inline"><tex Notation="TeX">$2\times 25$</tex></formula>-Gb/s receiver with 2:5 DMUX for 100-Gb/s Ethernet, IEEE J Solid-State Circuits, 45, 2421

10.1109/4.962286

0, Rogers Corporation

10.1109/JSSC.2009.2017973

10.1109/ISSCC.2005.1494101

wang, 2009, A 40-Gb/s transmitter with 4:1 MUX and subharmonically injection-locked CMU in 90-nm CMOS technology, Symp VLSI Circuits Dig Tech Papers, 48

casper, 2006, A 20 Gb/s forwarded clock transceiver in 90 nm CMOS, IEEE ISSCC Dig Tech Papers, 90

10.1109/MCOM.2007.4395383

nowell, 2007, Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet

10.1109/JSSC.2007.899093

10.1049/el:19750415

10.1109/JSSC.2004.842863

10.1109/TCSII.2003.815021

0, Astro Advanced Physical Optimization Placement and Routing Solution for System-on-Chip Designs

0, DFT Compiler Standard Scan Synthesis

10.1109/JSSC.2005.843624

10.1109/JSSC.2008.2004527