Modeling strategies of the input admittance of RC interconnects for VLSI CAD tools

Sakurai, 1983, Approximation of wiring delay in MOSFET LSI’s, IEEE J. Solid-State Circuits, 18, 418, 10.1109/JSSC.1983.1051966

Achar, 2001, Simulation of high-speed interconnects, Proc. IEEE, 89, 693, 10.1109/5.929650

Tang, 1992, Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique, IEEE Trans. Computer-Aided Des. Integr. Circuits Syst., 11, 341, 10.1109/43.124421

M. Alioto, G. Palumbo, M. Poli, Evaluation of energy consumption in RC ladder circuits driven by a ramp input, IEEE Trans. VLSI Syst. 12 (10) (2004) 1094–1107.

Alioto, 2006, Energy consumption in RC tree circuits, IEEE Trans. VLSI Syst., 14, 452, 10.1109/TVLSI.2006.876093

L. V. Ginneken, Buffer placement in distributed RC-tree networks for minimal Elmore delay, in: Proceedings of ISCAS'90, May 1990, pp. 865–868.

Bakoglu, 1985, Optimal interconnection circuits for VLSI, IEEE Trans. Electron Devices, 32, 903, 10.1109/T-ED.1985.22046

C. J. Alpert, A. Devgan, Wire segmenting for improved buffer insertion, in: Proceedings of DAC'97, June 1997, pp. 649–654.

Pillage, 1990, Asymptotic waveform evaluation, IEEE Trans. Computer-Aided Des., 9, 352, 10.1109/43.45867

Adler, 2000, Uniform repeater insertion in RC trees, IEEE Trans. Circuits Syst.—Part I, 47, 1515, 10.1109/81.886981

Dartu, 1996, Performance computation for precharacterized CMOS gates with RC loads, IEEE Trans. Computer-Aided Des. Integr. Circuits Syst., 15, 544, 10.1109/43.506141

Adler, 1997, Delay and power expressions for a CMOS inverter driving a resistive-capacitive load, Analog Integr. Circuits Signal Process., 14, 29, 10.1023/A:1008282308028

Chatzigeorgiou, 2001, Modeling CMOS gates driving RC interconnect loads, IEEE Trans. Circuits Syst.—Part II, 48, 413, 10.1109/82.933808

Hafed, 2001, Delay and current estimation in a CMOS inverter with an RC load, IEEE Trans. Computer-Aided Des. Integrated Circuits Syst., 20, 80, 10.1109/43.905677

Zhong, 2005, Interconnect-aware low-power high-level synthesis, IEEE Trans. Computer-Aided Des. Integr. Circuits Syst., 24

Chen, 2006, Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints, IEEE Trans. VLSI Syst., 14, 161, 10.1109/TVLSI.2005.863750

Andrew B. Kahng, Sudhakar Muddu, Efficient gate delay modeling for large interconnect loads, in: Proceedings of the IEEE Multi-Chip Module Conference, MCMC'96, 1996.

S.-G. Wang, B. Wang, Parameterization theory of balanced truncation method for any evenly distributed RC interconnect circuits, in: Proceedings of the Seventh World Congress on Intelligent Control and Automation, Chongqing, China, June 2008, pp. 1054–1059.

J. Alpert, A. Devgan, S. T. Quay, Buffer insertion with accurate gate and interconnect delay computation, in: Proceedings of DAC 1999, New Orleans, USA, 1999, pp. 479–484.

D. Gang, Y. Yintang, L. Yuejin, Gate delay estimation based on close-ended line model, in: Proceedings of ASICON 2005, 2005, pp. 1047–1051.

Cochrun, 1973, A method for the determination of the transfer function of electronic circuits, IEEE Trans. Circuit Theory, CT-20, 16, 10.1109/TCT.1973.1083615