Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load

citation_journal_title=IEEE Transactions on Electron Devices; citation_title=Analysis of the effects of scaling on interconnect delay in ULSI circuits; citation_author=S. Bothra, B. Rogers, M. Kellam, C. M. Osburn; citation_volume=ED-40; citation_issue=3; citation_publication_date=1993; citation_pages=591-597; citation_id=CR1

citation_journal_title=IEEE Transactions on Electron Devices; citation_title=Optimal Interconnection Circuits for VLSI; citation_author=H. B. Bakoglu, J. D. Meindl; citation_volume=ED-32; citation_issue=5; citation_publication_date=1985; citation_pages=903-909; citation_id=CR2

citation_journal_title=IEEE Journal of Solid-State Circuits; citation_title=Optimum Buffer Circuits for Driving Long Uniform Lines; citation_author=S. Dhar, M. A. Franklin; citation_volume=SC-26; citation_issue=1; citation_publication_date=1991; citation_pages=32-40; citation_id=CR3

M. Nekili and Y. Savaria, “Optimal Methods of Driving Interconnections in VLSI Circuits,” Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 21–23, May 1992.

citation_journal_title=IEEE Journal of Solid-State Circuits; citation_title=Delay Models and Speed Improvement Techniques for RC Tree Interconnections Among Small-Geometry CMOS Inverters; citation_author=C. Y. Wu, M. Shiau; citation_volume=SC-25; citation_issue=5; citation_publication_date=1990; citation_pages=1247-1256; citation_id=CR5

citation_journal_title=IEEE Transactions on VLSI Systems; citation_title=Simultaneous Driver and Wire Sizing for Performance and Power Optimization; citation_author=J. Cong, C.-K. Koh; citation_volume=VLSI-2; citation_issue=4; citation_publication_date=1994; citation_pages=408-425; citation_id=CR6

citation_journal_title=IEEE Journal of Solid-State Circuits; citation_title=The Modeling of Resistive Interconnects for Integrated Circuits; citation_author=R. J. Antinone, G. W. Brown; citation_volume=SC-18; citation_issue=2; citation_publication_date=1983; citation_pages=200-203; citation_id=CR7

L. Bisdounis, S. Nikolaidis, O. Koufopavlou, and C. E. Goutis, “Modeling the CMOS Short-Circuit Power Dissipation,” Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 4.469, 4.472, May 1996.

A. M. Hill and S.-M. Kang, “Statistical Estimation of Short-Circuit Power in VLSI Circuits,” Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 4.105–4.108, May 1996.

A. Hirata, H. Onodera, and K. Tamaru, “Estimation of Short-Circuit Power Dissipation and Its Influence on Propagation Delay for Static CMOS Gates,” Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 4.751–4.754, May 1996.

V. Adler and E. G. Friedman, “Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load,” Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 4.101–4.104, May 1996.

A. I. Kayssi, K. A. Sakallah, and T. M. Burks, “Analytical Transient Response of CMOS Inverters,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications CAS I-39(1), pp. 42–45, January 1992.

citation_journal_title=IEEE Transactions on Computer-Aided Design; citation_title=CMOS Circuit Speed and Buffer Optimization; citation_author=N. Hedenstierna, K. O. Jeppson; citation_volume=CAD-6; citation_issue=2; citation_publication_date=1987; citation_pages=270-281; citation_id=CR13

citation_journal_title=IEEE Journal of Solid-State Circuits; citation_title=Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas; citation_author=T. Sakurai, A. R. Newton; citation_volume=SC-25; citation_issue=2; citation_publication_date=1990; citation_pages=584-594; citation_id=CR14

citation_journal_title=IEEE Journal of Solid-State Circuits; citation_title=Modeling and Simulation of Insulated-Gate Field-Effect Transistor Switching Circuits; citation_author=H. Shichman, D. A. Hodges; citation_volume=SC-3; citation_issue=3; citation_publication_date=1968; citation_pages=285-289; citation_id=CR15

citation_journal_title=IEEE Journal of Solid-State Circuits; citation_title=Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits; citation_author=H. J. M. Veendrick; citation_volume=SC-19; citation_issue=4; citation_publication_date=1984; citation_pages=468-473; citation_id=CR16

S. R. Vemuru and N. Scheinberg, “Short-Circuit Power Dissipation Estimation for CMOS Logic Gates,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications CAS I-41(11), pp. 762–766, November 1994.