Modeling CMOS gates driving RC interconnect loads

10.1109/4.52187

10.1109/TCAD.1987.1270271

10.1109/82.673643

10.1109/JSSC.1984.1052168

hirata, 1996, estimation of short-circuit power dissipation for static cmos gates, IEICE Trans Fundament, e79 a, 304

10.1109/4.658636

10.1109/43.506141

rabaey, 1996, Digital Integrated Circuits A Design Perspective

10.1109/43.331409

o brien, 1989, modeling the driving-point characteristic of resistive interconnect for accurate delay estimation, Proc IEEE Int Conf Computer&#x2010 Aided Design, 512

hirata, 1997, estimation of short-circuit power dissipation for static cmos gates driving a <formula><tex>$crc$</tex></formula><formula> <tex>$\pi$</tex></formula> load, Proc 5th Int Workshop Power Timing Modeling Optimization and Simulation PATMOS 95, 279

10.1109/JSSC.1983.1051966