Delay and current estimation in a CMOS inverter with an RC load

10.1109/ISCAS.1995.521577

10.1109/ICVD.1997.567971

dartu, 1994, a gate-delay model for high-speed cmos circuits, 31st Design Automation Conference, 576, 10.1145/196244.196562

10.1109/DAC.1997.597115

10.1109/ICCD.1997.628872

10.1109/ISCAS.1996.541910

10.1109/43.506141

10.1109/ISCAS.1998.705218

10.1109/4.658636

10.1109/43.310902

rabaey, 1996, Digital Integrated Circuits A Design Perspective

10.1109/43.759070

10.1109/81.199886

o brien, 1989, modeling the driving-point characteristic of resistive interconnect for accurate delay estimation, Proc IEEE Int Conf Computer&#x2010 Aided Design, 512

10.1109/82.877142

10.1109/43.317470

10.1109/43.331409