Simulation of high-speed interconnects

10.1109/22.808992

10.1137/1020098

10.1147/rd.344.0601

10.1147/rd.395.0547

djordjeviédjordjevie, 1989, Matrix Parameters for Multiconductor Transmission Lines Software and Users Manual

10.1109/22.275254

10.1109/22.641783

10.1109/43.144845

10.1007/BF01673909

10.1109/22.641781

10.1109/TMTT.1985.1133168

mirshekar-syahkal, 1990, Spectral Domain Method for Microwave Integrated Circuits

10.1109/22.76433

10.1109/22.146332

10.1109/82.839662

10.1109/ICSMC.1990.142115

10.1109/31.45685

quarles, 1989, The SPICE3 implementation guide

10.1109/TMTT.1973.1128044

10.1109/22.127522

hasegawa, 1984, analysis of interconnection delay on very high-speed lsi/vlsi chips using an mis microstrip line model, IEEE Transactions on Electron Devices, 31, 1954, 10.1109/T-ED.1984.21825

khazaka, 1995, analysis of high-speed interconnects with frequency dependent parameters, Proc Int Symp EMC, 203

10.1109/4.52174

10.1109/22.58689

weinberg, 1962, Network Analysis and Synthesis

chen, 1984, Linear System Theory and Design

kuh, 1967, Theory of Active Linear Networks

louis, 1962, Network Analysis and Synthesis

10.1016/0021-9991(92)90324-R

kailath, 1980, Linear Systems

vlach, 1983, Computer Methods for Circuit Analysis and Design

10.1109/TCAD.1987.1270311

10.1109/EDAC.1991.206378

vincetelli, 1982, the waveform relaxation method for the time-domain analysis of large scale integrated circuits, IEEE Trans on Computer-Aided Design, 1, 131, 10.1109/TCAD.1982.1270004

10.1109/43.285249

10.1109/43.45867

10.1109/TCAD.1983.1270037

10.1063/1.1697872

10.1109/43.170989

10.1109/22.641798

10.1109/81.486433

10.1109/81.199885

10.1109/43.149774

10.1109/6040.861551

10.1137/1.9781611971446

poon, 1995, Computer Circuits Electrical Design

nakhla, 2001, High-Speed Circuit and Interconnect Analysis

nakhla, 2000, special issue on modeling and simulation of high-speed interconnects, IEEE Trans IEEE Trans Circuits Syst, 47, 239

dai guest editor, 1992, special issue on simulation, modeling, and electrical design of high-speed and high-density interconnects, IEEE Trans IEEE Trans Circuits Syst, 39, 857

10.1007/978-1-4613-8318-5

chiprout, 1993, Asymptotic Waveform Evaluation and Moment Matching for Interconnect Analysis

10.1016/0167-9260(89)90058-8

10.1201/9781420049671.ch17

guillemin, 1957, Synthesis of Passive Networks

10.1109/5.659489

valkenburg, 1960, Introduction to Modern Network Synthesis

chu, 1998, transient analysis of microwave active circuits based on time-domain characteristic models, IEEE Trans Microwave Theory and Techniques, 1097

10.1109/31.108502

10.1109/PROC.1987.13797

10.1109/TMTT.1986.1133414

10.1109/TCS.1980.1084796

10.1109/PROC.1967.6033

10.1109/22.44118

10.1109/TMTT.1970.1127297

10.1109/15.18789

10.1109/TMTT.1974.1128249

10.1109/TEMC.1973.303285

10.1109/TAP.1965.1138574

10.1109/MWSYM.1994.335145

10.1109/43.370425

10.1109/22.106547

10.1109/15.305456

10.1109/15.328864

10.1109/81.199888

10.1109/82.839664

10.1109/15.155848

10.1109/43.384428

achar, 1998, full-wave analysis of high-speed interconnects using complex frequency hopping, IEEE Trans on Computer-Aided Design, 997, 10.1109/43.728920

10.1109/22.536600

10.1109/15.385889

10.1109/15.135622

10.1109/TEMC.1985.304288

freund, 1998, reduced-order modeling techniques based on krylov subspace and their use in circuit simulation, Tech Memo

10.1109/15.8757

10.1109/DAC.1995.249994

tesche, 1997, EMC Analysis Methods and Computational Models

10.1109/20.34291

10.1109/TEMC.1985.304288

10.1109/TEMC.1980.303824

baker jr, 1975, Essentials of Pade&#x00B4 Approximants

10.1109/15.19896

10.1109/43.238035

10.1093/imamat/15.3.363

10.1109/43.124421

10.1109/43.248091

10.1109/TCS.1975.1084079

10.1109/81.199887

kim, 1994, time-domain macromodels for vlsi interconnect analysis, IEEE Trans on Computer-Aided Design, 13, 1257, 10.1109/43.317469

ruehli, 1988, Circuit Analysis Simulation and Design

white, 1990, Relaxation Techniques for the Simulation of VLSI Circuits

yu, 1995, exact moment-matching model of transmission lines and application to interconnect delay estimation, IEEE Trans VLSI Syst, 311

10.1109/DAC.1992.227856

10.1109/TCS.1984.1085422

10.1109/IAS.1989.96773

jhonson, 1993, High-Speed Digital Design

10.1109/81.199886

bakoglu, 1990, Circuits Interconnections and Packaging for VLSI

10.1007/978-3-642-95432-0_5

khazaka, 2001, multilevel passive order reduction of interconnects, IMS Dig

10.1109/22.3545

10.1109/82.839660

10.1109/MCMC.1996.510794

achar, 1998, Minimum Realization of Reduced-Order Models of High-Speed Interconnect Macromodels, 23

10.1109/96.338711

10.1109/43.851995

cooke, 1992, <formula><tex>$s$</tex></formula>-parameter analysis of multiconductor integrated circuit interconnect systems, IEEE Trans on Computer-Aided Design, 353, 10.1109/43.124422

10.1109/22.554593

10.1109/22.414553

cangellaris, 1999, a new discrete time-domain model for passive model order reduction and macromodeling of high-speed interconnections, IEEE Trans Comp Packag Manufact Technol, 356

10.1109/22.466178

10.1109/22.297814

10.1109/33.273688

10.1109/96.659513

zheng, 1996, an efficient approach for simulation of measured subnetworks with complex frequency hopping, Proc IEEE/ACM Int Conf Computer-Aided Design, 23

10.1109/31.31331

10.1109/22.826835

10.1109/PROC.1982.12381

10.1109/22.20031

10.1109/ICCAD.1992.279329

10.1109/6.265411

faria, 1993, Multiconductor Transmission Line Structures

paul, 1994, Analysis of Multiconductor Transmission Lines

paul, 1992, Introduction to Electromagnetic Compatibility

gupta, 1996, Microstrip Lines and Slotlines

10.1109/TMTT.1974.1128204

jiao, 2000, sensitivity analysis of multiconductor transmission lines and optimization for high-speed interconnect design, IEEE Trans Comp Packag Manufact Technol, 132

10.1147/rd.165.0470

10.1109/96.496030

wolff, 1981, inductance computations for complex three dimensional geometries, IEEE Trans IEEE Trans Circuits Syst, 16

silviera, 1996, a coordinate transformed arnoldi algorithm for generating guaranteed stable reduced-order models for <formula><tex>$rlc$ </tex></formula> circuits, Tech Dig ICCAD, 2288

10.1109/82.532004

10.1109/TMTT.1973.1127927

10.1109/43.712097

10.1147/rd.236.0626

10.1109/22.701446

10.1109/43.709396

10.1002/cta.4490220605

10.1109/22.739223

elfadel, 1997, a block rational arnoldi algorithm for multiport passive model-order reduction of multiport <formula><tex>$rlc$ </tex></formula> networks, Proc ICCAD-97, 66

10.1109/22.285067

10.1109/22.146337

10.1109/22.739206

10.1109/81.873872

10.1109/15.902314

10.1109/22.339751

10.1109/22.210232

odabasioglu, 1999, practical considerations for passive reduction of <formula><tex>$rlc$</tex></formula> circuits, Proc DAC, 214

10.1109/81.739262

10.1109/22.898981

10.1109/20.767266