CL-CPA: A hybrid carry-lookahead/carry-propagate adder for low-power or high-performance operation mode

Integration - Tập 57 - Trang 62-68 - 2017
Milad Bahadori1, Mehdi Kamal1, Ali Afzali-Kusha1, Yasmin Afsharnezhad1, Elham Zahraie Salehi1
1School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran

Tài liệu tham khảo

Koren, 2002

Zimmermann, 1998

Markovic, 2010, Ultralow-Power design in near-threshold region,, Proc. IEEE, 98, 237, 10.1109/JPROC.2009.2035453

S.Jain, S.Khare, S.Yada, V.Ambili, P.Salihundam, S.Ramani …, and R.Ramanarayanan, A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS,IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 66–68, 19-23 February, 2012.

Dreslinski, 2010, Near-threshold computing: reclaiming Moore's law through energy efficient integrated circuits,, Proc. IEEE, 98, 253, 10.1109/JPROC.2009.2034764

S.Manju, V.Sornagopal, An efficient SQRT architecture of carry select adder design by common Boolean logic, International Conference on Emerging Trends in VLSI,Embedded System, Nano Electronics and Telecommunication System (ICEVENT), pp. 1–5, 7-9 January, 2013.

Mohanty, 2014, Area–delay–power efficient carry-select adder,, IEEE Trans. Circuits Syst. II: Express Briefs, 61, 418, 10.1109/TCSII.2014.2319695

Bahadori, 2016, A comparative study on performance and reliability of 32-bit binary adders,, Integr., VLSI J., 53, 54, 10.1016/j.vlsi.2015.12.002

Zlatanovici, 2009, Energy–delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example,, IEEE J. Solid-State Circuits (JSSC), 44, 569, 10.1109/JSSC.2008.2010795

Oklobdzija, 2005, Comparison of high-performance VLSI adders in energy-delay space,, IEEE Trans. VLSI Syst., 13, 754, 10.1109/TVLSI.2005.848819

D.Harris, A taxonomy of parallel prefix networks, IEEE Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 2213–2217, November 2003

Kogge, 1973, A parallel algorithm for the efficient solution of a general class of recurrence equations,, IEEE Trans. Comput., Vol. C, 22, 786, 10.1109/TC.1973.5009159

Brent, 1982, A regular layout for parallel adders,, IEEE Trans. Comput., Vol. C, 31, 260, 10.1109/TC.1982.1675982

Hajkazemi, 2012, HICPA: a hybrid low power adder for high-performance processors,, IEEE Third Lat. Am. Symp. Circuits Syst. (LASCAS), 1

Kantabutra, 1993, A recursive carry-lookahead/carry-select hybrid adder,, IEEE Trans. Comput., 42, 1495, 10.1109/12.260639

Ruiz, 2004, An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit,, Microelectron. J., 35, 939, 10.1016/j.mejo.2004.09.002

Li, 2005, A design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability,, IEEE Int. Symp. Circuits Syst. (ISCAS), 1, 77

H.G.Tamar, A.G.Tamar, K.Hadidi, A.Khoei, P.Hoseini, High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder,IEEE in: Proceedings of the 18th International Conference on Electronics,Circuits and Systems (ICECS), pp. 460–463, 11-14 December, 2011.

Shieh, 2014, Low voltage and low power 64-bit hybrid adder design based on radix-4 prefix tree Structure,, Int. Symp. Comput. Consum. Control (IS3C), 446

Wang, 2002, The design of hybrid carry-lookahead/carry-select adders, IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., 49, 16, 10.1109/82.996053

S.K.Chang, C.L.Wey, A Fast 64-bit hybrid adder design in 90nm CMOS process, IEEE in: Proceedings of the 55th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 414–417, 5-8 August, 2012.

Ibrahim, 2015, Optimized structures of hybrid ripple carry and hierarchical carry lookahead adders,, Microelectron. J., 46, 783, 10.1016/j.mejo.2015.06.008

Chandrakasan, 1995, Minimizing power consumption in digital CMOS circuits,, Proc. IEEE, 83, 498, 10.1109/5.371964

Bahadori, 2016, High-speed and energy-efficient carry skip adder operating under a wide range of supply voltage levels,, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 24, 421, 10.1109/TVLSI.2015.2405133

NanGate 45 nm Open Cell Library. [Online]. Available: 〈www.Nangate.com〉

Synopsys HSPICE. [Online]. Available: 〈www.synopsys.com〉

H.Suzuki, W.Jeong, K.Roy, Low power adder with adaptive supply voltage, In Proceeding of IEEE 21st International Conference on Computer Design, pp. 103–106, 13-15 October, 2003.

Shapiro, 2016, Adaptive power gating of 32-bit Kogge Stone adder,, Integr., VLSI J., 53, 80, 10.1016/j.vlsi.2015.12.001

D.Brooks, V.Tiwari, M.Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, in: Proceedings of the 27th Annual International Symposium on ComputerArchitecture (ISCA), pp. 83–94, 2000.

M.R.Guthaus, J.S.Ringenberg, D.Ernst, T.M.Austin, T.Mudge, R.B.Brown, MiBench: A free, commercially representative embedded benchmark suite, in: Proceedings of IEEE 4th Annual Workshop on Workload Characterization, pp. 3–14, December 2, 2001.

Thông tin
Thông tin xuất bản

Integration

Tập 57

62-68

Thông tin tác giả