Adaptive power gating of 32-bit Kogge Stone adder

Integration - Tập 53 - Trang 80-87 - 2016
Alexander E. Shapiro1, Francois Atallah2, Kyugseok Kim2, Jihoon Jeong2, Jeff Fischer2, Eby G. Friedman1
1Department of Electrical Engineering, University of Rochester, Rochester, NY 14627, USA
2Qualcomm Corporation, Raleigh, NC 27617, USA

Tài liệu tham khảo

Salman, 2012 Flynn, 2007 Benini, 1998 Mutoh, 1995, 1-V Power supply high-speed digital circuit technology with multithreshold-voltage CMOS, IEEE J. Solid-State Circuits, 30, 847, 10.1109/4.400426 K. Usami, T. Shirai, T. Hashida, H. Masuda, S. Takeda, M. Nakata, N. Seki, H. Amano, M. Namiki, M. Imai, M. Kondo, H. Nakamura, Design and implementation of fine-grain power gating with ground bounce suppression, in: Proceedings of the IEEE International Conference on VLSI Design, January 2009, pp. 381–386. Kim, 2007, A multi-mode power gating structure for low-voltage deep-submicron CMOS ICs, IEEE Trans. Circuits Syst. II: Express Briefs, 54, 586 A. Ramalingam, B. Zhang, D. Pan, A. Devgan, Sleep transistor sizing using timing criticality and temporal currents, in: Proceedings of the IEEE Asia and South Pacific Design Automation Conference, vol. 2, January 2005, pp. 1094–1097. Valentian, 2008, Automatic gate biasing of an sccmos power switch achieving maximum leakage reduction and lowering leakage current variability, IEEE J. Solid-State Circuits, 43, 1688, 10.1109/JSSC.2008.922710 Xu, 2011, Dynamic characteristics of power gating during mode transition, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 19, 237, 10.1109/TVLSI.2009.2033699 M. Henry, L. Nazhandali, NEMS-based functional unit power-gating: design, analysis, and optimization, IEEE Trans. Circuits Syst. I: Regul. Pap. 60 (February (2)) (2013) 290–302. Tabkhi, 2014, Application-guided power gating reducing register file static power, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 22, 2513, 10.1109/TVLSI.2013.2293702 Kogge, 1973, A Parallel algorithm for the efficient solution of a general class of recurrence equations, IEEE Trans. Comput., C-22, 786, 10.1109/TC.1973.5009159 S. Sinha, G. Yeric, V. Chandra, B. Cline, and Y. Cao, Exploring sub-20nm Fin FET design with predictive technology models, in: Proceedings of the ACM/IEEE Design Automation Conference, June 2012, pp. 283–288. The International Technology Roadmap for Semiconductors, 2013. Y. K. Cao, Predictive Technology Models, June 2012, 〈http://ptm.asu.edu/〉.