An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit

Hwang, 1979 Parhami, 2000 Ercegovac, 2004 Weste, 1992 Lynch, 1992, A spanning tree carry lookahead adder, IEEE Transactions on Computers, 41, 931, 10.1109/12.156535 Kantabruta, 1993, A recursive carry-lookahead/carry-select hybrid adder, IEEE Transactions on Computers, 42, 1495, 10.1109/12.260639 Morinaka, 1995, A 64 bit carry lookahead CMOS adder using Modified Carry Select Wang, 2000, The design of hybrid carry-lookahead/carry-select adders, IEEE Transactions on Circuit and Systems-II: Analog and Digital Signal Processing, 49, 16, 10.1109/82.996053 Oklobdzija, 1996, A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach, IEEE Transactions on Computers, 45, 294, 10.1109/12.485568 Tyagi, 1993, A reduced-area scheme for carry-select adders, IEEE Transactions on Computers, 42, 1163, 10.1109/12.257703 Chang, 1998, Carry-select adder using single ripple-carry adder, Electronics Letters, 34, 2101, 10.1049/el:19981706 Kim, 2001, 64-bit carry-select adder with reduced area, Electronics Letters, 37, 614, 10.1049/el:20010430 Kim, 2002, 1.67GHz 32-bit pipelined carry-select adder using complementary scheme Corsonello, 1999, Hybrid carry-select statistical carry look-ahead adder, Electronics Letters, 35, 549, 10.1049/el:19990375 de Gloria, 2000, Completion-detecting carry select addition, IEEE Proceedings on Computer and Digital Techniques, 147, 93, 10.1049/ip-cdt:20000451 Hshermian, 1994, An algorithm and design procedure for high speed carry select adders using FPGA technology Hshermian, 2000, A new design for high speed and high-density carry select adders Nève, 2004, Power-delay product minimization in high-performance 64-bit carry-select adders, IEEE Transactions on VLSI, 12, 235, 10.1109/TVLSI.2004.824305 Ruiz, 1998, Evaluation of three 32-bit CMOS adders in DCVS logic for self-timed circuits, IEEE Journal of Solid-State Circuits, 33, 604, 10.1109/4.663566