Optimized structures of hybrid ripple carry and hierarchical carry lookahead adders

Elmiligi, 2013, Power consumption of 3D networks-on-chips, Microprocess. Microsyst., 37, 530, 10.1016/j.micpro.2013.07.002 Meyer, 2005, Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors, IEEE Trans. Comput., 54, 684, 10.1109/TC.2005.103 N. Banerjee, P. Vellanki, K.S. Chatha, A power and performance model for network-on-chip architectures, in: Proceedings of the Design, Automation and Test in Europe (DATE04), Paris, France, 2004, pp. 21250–21256. S. Sahoo, K. Mahapatra, National conference on modified circuit design technique for feedthrough logic, in: Computing and Communication Systems (NCCCS), 2012, pp. 1–5. T.T. Hoang, M. Sjalander, P. Larsson-Edefors, High-speed, energy-efficient 2-cycle multiply-accumulate architecture, in: IEEE International SOC Conference, 2009, pp. 119–122. Mathew, 2005, A 4GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90nm CMOS, IEEE J. Solid-State Circuits, 40, 44, 10.1109/JSSC.2004.838019 Fetzer, 2002, A fully bypassed six-issue integer datapath and register file on the itanium-2 microprocessor, IEEE J. Solid-State Circuits, 37, 1433, 10.1109/JSSC.2002.803948 Naffziger, 2006, The implementation of a 2-core multithreaded itanium family processor, IEEE J. Solid-State Circuits, 41, 197, 10.1109/JSSC.2005.859894 S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, A dual-core multi-threaded xeon processor with 16mb l3 cache, in: IEEE ISSCC Digest of Technical Papers, 2006, pp. 102–103. M. Golden, S. Arekapudi, G. Dabney, M. Haertel, S. Hale, L. Herlinger, Y. Kim, K. McGrath, V. Palisetti, M. Singh, A 2.6GHz dualcore 64b×86 microprocessor with ddr2 memory support, in: IEEE ISSCC Digest of Technical Papers, 2006, pp. 104–105. K. Rawat, T. Darwish, M. Bayoumi, A low power and reduced area carry select adder, in: The 2002 45th Midwest Symposium on Circuits and Systems MWSCAS, vol. 1, 2002, pp. I-467–470. S. Sakthikumaran, S. Salivahanan, V. Bhaaskaran, V. Kavinilavu, B. Brindha, C. Vinoth, A very fast and low power carry select adder circuit, in: 3rd International Conference on Electronics Computer Technology (ICECT), vol. 1, 2011, pp. 273–276. U.S. Kumar, K.K. Salih, K. Sajith, Design and implementation of carry select adder without using multiplexer, in: IEEE International Conference on Emerging Technology Trends in Electronics, Communication and Networking, vol. A247, 2012, pp. 529–551. S. Jia, S. Lyu, X. Li, L. Liu, Y. He, Simplified carry save adder-based array multiplier scheme and circuits design, International Journal of Circuit Theory and Applications (published online: 30 April 2014), 10.1002/cta.1998. R. Zlatanovici, B. Nikolic, Power-performance optimal 64-bit carry-lookahead adders, in: Proceedings of the 29th European Solid-State Circuits Conference (ESSCIRC׳03), 2003, pp. 321–324. Zlatanovici, 2009, Energy-delay optimization of a 64-bit carry-lookahead adders with a 420ps 90nm CMOS design example, IEEE J. Solid-State Circuits, 44, 569, 10.1109/JSSC.2008.2010795 M. Morrison, M. Lewandowski, R. Meana, N. Ranganathan, Design of a novel reversible ALU using an enhanced carry look-ahead adder, in: 11th IEEE Conference on Nanotechnology (IEEE-NANO), 2011, pp. 1436–1440. Perri, 2014, Design of high-speed low-power parallel-prefix adder trees in nanometer technologies, Int. J. Circuit Theory Appl., 42, 731, 10.1002/cta.1886 Wang, 2002, The design of hybrid carry-lookahead/carry-select adders, IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., 49, 16, 10.1109/82.996053 J.-F. Li, J.-D. Yu, Y.-J. Huang, A design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability, in: IEEE International Symposium on Circuits and Systems (ISCAS), vol. 1, 2005, pp. 77–80. He, 2008, A power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two׳s complement converter, IEEE Trans. Circuits Syst. I: Regul. Pap., 55, 336, 10.1109/TCSI.2007.913610 P. hua Chen, J. Zhao, G. bo Xie, Y.-J. Li, An improved 32-bit carry-lookahead adder with conditional carry-selection, in: 4th International Conference on Computer Science & Education (ICCSE׳09), 2009, pp. 1911–1913. H. Tamar, A. Tamar, K. Hadidi, A. Khoei, P. Hoseini, High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder, in: 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2011, pp. 460–463. S. Parmar, K. Singh, Design of high speed hybrid carry select adder, in: IEEE 3rd International Advance Computing Conference (IACC), 2013, pp. 1656–1663. Guyot, 1987, A way to build efficient carry-skip adders, IEEE Trans. Comput., C36, 1144, 10.1109/TC.1987.1676855 Y. Kobayashi, A. Satoh, S. Munetoh, Carry Skip Adder. URL 〈http://www.google.com.ar/patents/US6199091〉, 2001. W. Haixia, S. Zhong, Q. Xiaonan, X. Qianbin, C. Yueyang, Design of a conditional sum adder based on multiple-valued logic, in: International Conference on Electronics, Communications and Control (ICECC), 2011, pp. 810–813. P. Phaneendra, S. Veeramachaneni, N. Muthukrishnan, M. Srinivas, Conditional sum block for high sparse adders, in: 2011 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2011, pp. 110–114. N. Weste, K. Eshraghian, Principles of CMOS VLSI Design, Addison Wesley, Reading, Massachusetts, 1993. Rabaye, 2003