IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Công bố khoa học tiêu biểu

* Dữ liệu chỉ mang tính chất tham khảo

Sắp xếp:  
Energy consumption in RC tree circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 14 Số 5 - Trang 452-461 - 2006
Massimo Alioto, G. Palumbo, Massimo Poli
Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 14 Số 2 - Trang 161-172 - 2006
Guoqing Chen, Eby G. Friedman
DLS: dynamic backlight luminance scaling of liquid crystal display
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 12 Số 8 - Trang 837-846 - 2004
Naehyuck Chang, In-Seok Choi, Hojun Shim
Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 18 Số 9 - Trang 1277-1286 - 2010
Kanad Basu, Prabhat Mishra
Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 20 Số 12 - Trang 2170-2183 - 2012
Mingjing Chen, Alex Orailoğlu
Low overhead fault-tolerant FPGA systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 6 Số 2 - Trang 212-221 - 1998
John Lach, William H. Mangione-Smith, Miodrag Potkonjak
Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 20 Số 2 - Trang 385-389 - 2012
Chung‐Yi Li, Yuan‐Ho Chen, Tsin‐Yuan Chang, Lih‐Yuan Deng, Kiwing To
ORION 2.0: A Power-Area Simulator for Interconnection Networks
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 20 Số 1 - Trang 191-196 - 2012
Andrew B. Kahng, Bin Li, Li-Shiuan Peh, Kambiz Samadi
VLSI architectures for discrete wavelet transforms
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 1 Số 2 - Trang 191-202 - 1993
Keshab K. Parhi, T. Nishitani
Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Tập 18 Số 2 - Trang 315-319 - 2010
Jigang Wu, Thambipillai Srikanthan, Xiaogang Han
Tổng số: 20   
  • 1
  • 2