Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection

10.1109/TCAD.2009.2015741

wang, 2005, Test data compression for IP embedded cores using selective encoding for scan slices, Proc ITC, 581

10.1109/TCAD.2003.811451

10.1109/MDT.2006.105

10.1109/MDT.2002.1003802

10.1109/TEST.2004.1386971

10.1109/TCAD.2008.923418

10.1109/DAC.2007.375221

10.1109/43.736572

10.1109/TEST.2003.1270887

10.1145/1391469.1391680

10.1109/DAC.1992.227782

rao, 2001, Test application time and volume compression through seed overlapping, Proc DAC, 732

lee, 1993, On the generation of test patterns for combinational circuits

10.1109/TEST.2001.966711

10.1145/1687399.1687417

sankaralingam, 2000, Adapting scan architecture for low power operation, Proc VTS, 35

balakrishnan, 2006, Improving linear test data compression, IEEE Trans Very Large Scale Integr (VLSI) Syst, 14, 1227, 10.1109/TVLSI.2006.886417

10.1109/VTEST.1999.766654

10.1109/TCAD.2004.826558

10.1109/TC.2003.1244945

10.1109/43.913754

10.1109/TEST.2003.1271098

xiang, 2003, A cost-effective scan architecture for scan testing with non-scan test power and test application cost, Proc DAC, 744

10.1109/TEST.2008.4700585

li, 2008, On capture power-aware test data compression for scan-based testing, Proc ICCAD, 67

10.1109/TEST.2009.5355554

wu, 2008, Reducing power supply noise in linear-decompressor-based test data compression environment forat-speed scan testing, ITC

strang, 1988, Linear Algebra and its Applications

10.1109/TC.2007.1002