Comparison of high-performance VLSI adders in the energy-delay space

10.1109/4.962283

naffziger, 1996, a sub-nanosecond 0.5 <formula><tex>$\mu{\hbox {m}}$ </tex></formula> 64-b adder design, Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers, 362

park, 0, 470 ps 64-bit parallel binary adder, Proc Symp VLSI Circuits Dig Tech Papers, 192

10.1109/5.371968

10.1109/JSSC.2003.810056

oklobdzija, 2003, energy-delay estimation technique for high-performance microprocessor vlsi adders, Proc 16th Int Symp Computer Arithmetic, 272, 10.1109/ARITH.2003.1207688

10.1109/9780470544846

0, HSPICE User s Guide

sutherland, 1999, Logical Effort Designing Fast CMOS Circuits

sutherland, 1991, logical effort: designing for speed on the back of an envelop, Advanced Research in VLSI

10.1109/92.974902

dao, 2001, application of logical effort techniques for speed optimization and analysis of representative adders, Proc 35th Annu Asilomar Conf Signals Systems and Computers, 1666

10.1109/VTSA.1999.786010

10.1109/TC.1973.5009159

10.1016/0743-7315(88)90038-X

10.1109/ARITH.1999.762825

han, 1987, vlsi design of high-speed low-area addition circuitry, Proc IEEE Int Conf Computer Design VLSI in Computers and Processors, 418