Triple transistor based fault tolerance for resource constrained applications

Microelectronics Journal - Tập 68 - Trang 1-6 - 2017
Atin Mukherjee1, Anindya Sundar Dhar1
1Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India

Tài liệu tham khảo

Robinett, 2007, Defect tolerance based on coding and series replication in transistor-logic demultiplexer circuits, IEEE Trans. Circuits Syst. I: Regul. Pap., 54, 2410, 10.1109/TCSI.2007.907865

Mukherjee, 2015, Real-time fault-tolerance with hot-standby topology for conditional sum adder, Microelectron. Reliab., 55, 704, 10.1016/j.microrel.2014.12.011

Leu, 1990, The effect of statically and dynamically replicated components on system reliability, IEEE Trans. Reliab., 39, 209, 10.1109/24.55884

S. Scharoba, M. Scholzel, T. Koal, H.T. Vierhaus, On reliability estimation for combined transient and permanent fault handling, in: Proceedings of the 14th Biennial Baltic Electronic Conference, Tallinn, 2014, pp. 73–76.

El-Maleh, 2015, Simulation-based method for synthesizing soft error tolerant combinational circuits, IEEE Trans. Reliab., 64, 935, 10.1109/TR.2015.2440234

Maestro, 2009, Protection against soft errors in the space environment: a finite impulse response (FIR) filter case study, Integr. VLSI J. Elsevier, 42, 128, 10.1016/j.vlsi.2008.04.002

Gil-Tomás, 2016, Injecting intermittent faults for the dependability assessment of a fault-tolerant microcomputer system, IEEE Trans. Reliab., 65, 648, 10.1109/TR.2015.2484058

Sanchez-Clemente, 2016, Error mitigation using approximate logic circuits: a comparison of probabilistic and evolutionary approaches, IEEE Trans. Reliab., 65, 1871, 10.1109/TR.2016.2604918

Xu, 2005, Resource-constrained system-on-a-chip test: a survey, IEE Proc. - Comput. Digit. Tech., 152, 67, 10.1049/ip-cdt:20045019

Ban, 2017, Critical gates identification for fault tolerant design in math circuits, J. Electr. Comput. Eng., 10.1155/2017/5684902

P. Liden, P. Dahlgren, Coverage of transistor-level and gate-level stuck-at-faults in CMOS checkers, IEEE International Symposium on Circuits and Systems (ISCAS), 3, 1995, pp. 2124–2127.

von Neumann, 1956, Probabilistic logic and the synthesis of reliable organisms from unreliable components, 34, 43

Koren, 1979, Reliability analysis of N-modular redundancy systems with intermittent and permanent faults, IEEE Trans. Comput., C-28, 514, 10.1109/TC.1979.1675397

Pierce, 1964, Interwoven redundant logic, J. Frankl. Inst., 277, 55, 10.1016/0016-0032(64)90039-0

Jensen, 1963, Quadded NOR logic, IEEE Trans. Reliab., 12, 22, 10.1109/TR.1963.5218213

Flammini, 2009, A new modeling approach to the safety evaluation of N-modular redundant computer systems in presence of imperfect maintenance, Elsevier Reliab. Eng. Syst. Saf., 94, 1422, 10.1016/j.ress.2009.02.014

Ansari, 2016, Low power modular redundancy: a power efficient fault tolerant approach for digital circuits, COMPEL: Int. J. Comput. Math. Electr. Electron. Eng., 35, 1098, 10.1108/COMPEL-08-2015-0266

El-Maleh, 2009, Defect-tolerant N2-transistor structure for reliable nanoelectronic designs, IET Comput. Digit. Tech., 3, 570, 10.1049/iet-cdt.2008.0133

Moore, 1956, Reliable circuits using less reliable relays, J. Frankl. Inst., 262, 191, 10.1016/0016-0032(56)90559-2

Khan, 2009

El-Maleh, 2010, Transistor-level based defect-tolerance for reliable nanoelectronics, 29

El-Maleh, 2014, A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits, Microelectron. Reliab., 54, 316, 10.1016/j.microrel.2013.09.002

Sheikh, 2017, A fault tolerance technique for combinational circuits based on selective-transistor redundancy, IEEE Trans. Very Large Scale Integr. Syst., 25, 224, 10.1109/TVLSI.2016.2569532

Mukherjee, 2015, Fault tolerant architecture design using quad-gate-transistor redundancy, IET Circuits Devices Syst., 9, 152, 10.1049/iet-cds.2014.0106

Dominguez-Garcia, 2008, An integrated methodology for the dynamic performance and reliability evaluation of fault-tolerant systems, 93, 1628

A. Mukherjee, A.S. Dhar, New triple-transistor based defect-tolerant systems for reliable digital architectures, in: IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, 2015, pp. 1917–1920.

H. Chen, J. Han, F. Lombardi, A transistor-level stochastic approach for evaluating the reliability of digital nanometric CMOS circuits, in: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Vancouver, Canada, 2011, pp. 60–67.

Qian, 2011, An architecture for fault-tolerant computation with stochastic logic, IEEE Trans. Comput., 60, 93, 10.1109/TC.2010.202

Han, 2014, A stochastic computational approach for accurate and efficient reliability evaluation, IEEE Trans. Comput., 63, 1336, 10.1109/TC.2012.276

K. Nikolic, A. Sadek, M. Forshaw, Architectures for reliable computing with unreliable nanodevices," IEEE Conference on Nanotechnology, Maui, HI, 2001, pp. 254–259.

Thông tin
Thông tin xuất bản

Microelectronics Journal

Tập 68

1-6

Thông tin tác giả