A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits

Mohanram K, Touba NA. Partial error masking to reduce soft error failure rate in logic circuits. In: Proceedings 18th IEEE international symposium on defect and fault tolerance in VLSI systems, November 2003. p. 433–40. Krishnaswamy S, Plaza SM, Markov IL, Hayes JP. Enhancing design robustness with reliability-aware resynthesis and logic simulation. In: IEEE/ACM international conference on computer-aided design, ICCAD 2007, November. 2007. p. 149–54. She Xiaoxuan, Samudrala PK. Selective triple modular redundancy for single event upset (SEU) mitigation. In: NASA/ESA conference on adaptive hardware and systems, AHS 2009, August 2009. p. 344–50. El-Maleh, 2009, Defect-tolerant N2-transistor structure for reliable nanoelectronic designs, Comput Digital Tech IET, 3, 570, 10.1049/iet-cdt.2008.0133 Al-Qahtani Ayed Saad. Fault tolerance techniques for sequential circuits: a design level approach. Master’s thesis. King Fahd University of Petroleum & Minerals, June 2010. Mathur, 1975, Reliability modeling and analysis of general modular redundant systems, IEEE Trans Reliab, R-24, 296, 10.1109/TR.1975.5214914 Ban, 2011, Progressive module redundancy for fault-tolerant designs in nanoelectronics, Microelectron Reliab, 51, 1489, 10.1016/j.microrel.2011.06.020 Dotan, 2011, Fault tolerance for nanotechnology devices at the bit and module levels with history index of correct computation, Comput Digital Tech – IET, 5, 221, 10.1049/iet-cdt.2010.0009 Zukoski A, Choudhury MR, Mohanram K. Reliability-driven don’t care assignment for logic synthesis. In: Design, automation test in Europe conference exhibition (DATE), 2011, March 2011. p. 1–6. Daud Khaled AK. Synthesis of soft error tolerant combinational circuits. Master’s thesis. King Fahd University of Petroleum & Minerals, December 2011. Sentovich, 1992, SIS: a system for sequential circuit synthesis, Electron Res Lab Memorand Yan Qi Pieter Jonker Jie, 2005, Toward hardware-redundant, fault-tolerant logic for nanoelectronics, IEEE Des Test Comput, 328 Shukla, 2004 Nikolic, 2002, Fault-tolerant techniques for nanocomputers, Nanotechnology, 13, 357, 10.1088/0957-4484/13/3/323