Self-triggering hardware trojan: Due to NBTI related aging in 3-D ICs

Integration - Tập 58 - Trang 116-124 - 2017
Siraj Fulum Mossa1, Syed Rafay Hasan1, Omar Elkeelany1
1Department of Electrical and Computer Engineering, Tennessee Tech University, Cookeville, TN 35805, USA

Tài liệu tham khảo

Burns, 2011, TSV-based 3D integration, 13

Mossa, S. Fulum, S. Hasan, A. Elkeelany, O. Sayed, "Introducing redundant TSV with low inductance for 3-D IC, in: Proceedings of the New Circuits and Systems Conference (NEWCAS), 2014 IEEE 12th International, pp. 117–120, 2014.

Mossa, 2016, Grouped through silicon vias for lower Ldi/dt drop in three-dimensional integrated circuit, IET Circuits Devices Syst., 10, 44, 10.1049/iet-cds.2015.0065

Xu, 2013, Thermal-aware post layout voltage-Island generation for 3D ICs, J. Comput. Sci. Technol., 28, 671, 10.1007/s11390-013-1367-8

Puttaswamy, Kiran, Gabriel H. Loh. Thermal analysis of a 3D die-stacked high-performance microprocessor. in: Proceedings of the 16th ACM Great Lakes symposium on VLSI, pp. 19–24. ACM, 2006.

M. Evelyn, J. Skaf, R. Zheng, J. Velamala, Y. Cao, S. Boyd, R. Dutton, S. Mitra, Optimized self-tuning for circuit aging, in: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 586–591. European Design and Automation Association, 2010.

S. Khan, S. Hamdioui, Temperature dependence of NBTI induced delay, in: Proceedings of the On-Line Testing Symposium (IOLTS), 16th International, pp. 15–20, 2010.

Paul, 2005, Impact of NBTI on the temporal performance degradation of digital circuits, Electron Device Lett. IEEE, 26, 560, 10.1109/LED.2005.852523

Vaidyanathan, Balaji, Anthony S. Oates, Yuan Xie, Yu Wang. NBTI-aware statistical circuit delay assessment (2009): 13–18.

Alam, 2005, A comprehensive model of PMOS NBTI degradation, Microelectron. Rel., 45, 71, 10.1016/j.microrel.2004.03.019

S. Hasan, S. Fulum Mossa, C. Perez, F. Awwad, Hardware Trojans in asynchronous FIFO-buffers: From clock domain crossing perspective, in: Proceedings of the Circuits and Systems (MWSCAS), 2015 IEEE 58th International Midwest Symposium, pp. 1–4, 2015.

S. Hasan, S. Fulum Mossa, O. Elkeelany, F. Awwad, Tenacious hardware trojans due to high temperature in middle tiers of 3-D ICs , in: Proceedings of the Circuits and Systems (MWSCAS), 2015 IEEE 58th International Midwest Symposium, pp. 1–4, 2015.

Schroder, 2003, Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing, J. Appl. Phys., 94, 1, 10.1063/1.1567461

Shiyang, 2005, Interface trap and oxide charge generation under negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with ultrathin plasma-nitrided SiON gate dielectrics, J. Appl. Phys., 98

S. Kumar, H.K. Chris, S.S. Sachin, Impact of NBTI on SRAM read stability and design for reliability, in: Proceedings of the Quality Electronic Design, 2006. ISQED'06. 7th International Symposium, pp. 6, 2006.

Fitzgerald, 1967, Surface recombination in semiconductors, Electron Devices Meet., 1967 Int., 13, 102, 10.1109/IEDM.1967.187860

Neugroschel, 1995, Direct-current measurements of oxide and interface traps on oxidized silicon, IEEE Trans. Electron Devices, 42, 1657, 10.1109/16.405281

Xiao, 2016, Hardware trojans: lessons learned after one decade of research, ACM Trans. Des. Autom. Electron. Syst. (TODAES), 22, 6

Keane, 2010, An on-chip NBTI sensor for measuring PMOS threshold voltage degradation, IEEE Trans Very Large Scale Integr. (VLSI) Syst., 18, 947, 10.1109/TVLSI.2009.2017751

Wang, 2015, The dependence of BTI and HCI-induced frequency degradation on interconnect length and its circuit level implications, IEEE TransVery Large Scale Integr. (VLSI) Syst., 23, 280, 10.1109/TVLSI.2014.2307589

U. Cilingiroglu, S.K. Hoon, An accurate self-bias threshold voltage extractor using differential difference feedback amplifier, in: Proceedings of the Circuits and Systems. ISCAS 2000 Geneva, IEEE International Symposium on, vol. 5, pp. 209–212, 2000.

Mattia, Oscar E., Hamilton Klimach, Sergio Bampi, Marcio Schneider. 0.7V supply self-biased nanoWatt MOS-only threshold voltage monitor, in: Proceedings of the Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, pp. 497–500, 2015.

C. Gomez, A. Jhon, H. Klimach, E. Fabris, O. Mattia, High PSRR Nano-Watt MOS-Only Threshold Voltage Monitor Circuit, in: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design, p. 6. ACM, 2015.

Toledo, L. Eduardo, P. Petrashin, W. Lancioni, C. Vazquez, "Threshold voltage extraction circuit for low voltage CMOS design using basic long-channel MOSFET, in: Proceedings of the Circuits & Systems (LASCAS), 2015 IEEE 6th Latin American Symposium, pp. 1–4, 2015.

Johnson, 1993, An input-free VT extractor circuit using a two-transistor differential amplifier, IEEE J. Solid-State Circuits, 28, 704, 10.1109/4.217988

Salmani, 2010, A layout-aware approach for improving localized switching to detect hardware Trojans in integrated circuits, Inf. Forensics Secur. (WIFS), 2010 IEEE Int. Workshop on, 1

K. Xiao, M. Tehranipoor, BISA: Built-in self-authentication for preventing hardware Trojan insertion, in: Proceedings of the Hardware-Oriented Security and Trust (HOST), IEEE International Symposium, pp. 45–50, 2013.

Leachman, 1996, Benchmarking semiconductor manufacturing, IEEE Trans. Semicond. Manuf., 9, 158, 10.1109/66.492810

Rajendran, 2013, Security analysis of integrated circuit camouflaging, Proc. 2013 ACM SIGSAC Conf. Comput. Commun. Secur., 709, 10.1145/2508859.2516656

S. Bhasin, J. Danger, S. Guilley, X. Thuy Ngo, L. Sauvage , Hardware trojan horses in cryptographic ip cores, in: Proceedings of the Fault Diagnosis and Tolerance in Cryptography (FDTC), 2013 Workshop, pp. 15–29, 2013.

O. Sinanoglu, N. Karimi, J. Rajendran, R. Karri, Y. Jin, K. Huang, Y. Makris, Reconciling the IC test and security dichotomy, in: Proceedings of the 18th IEEE European Test Symposium (ETS), pp. 1–6, 2013.

Wang, Xiaoxiao, LeRoy Winemberg, Amr Haggag, Joe Chayachinda, Amandeep Saluja, Mohammad Tehranipoor. Fast aging degradation rate prediction during production test, in: Proceedings of the 2014 IEEE International Reliability Physics Symposium, pp. 6B-5, 2014.

D. Zoni, L. Borghese, G. Massari, S. Libutti, W. Fornaciari, Test: Assessing noc policies facing aging and leakage power, in: Proceedings of the Digital System Design (DSD), 2015 Euromicro Conference, pp. 606–613, 2015.

〈http://www.dfrsolutions.com/wp-content/uploads/2013/03/IRIC-2013-DfR-Multi-Mechanism.pdf〉.

K. Xiao, Techniques for Improving Security and Trustworthiness of Integrated Circuits, 2015.

R. Cocchi, P.B. James, L. Chow, B. Jiangyun Wang. Circuit camouflage integration for hardware ip protection, in: Proceedings of the Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, pp. 1–5, 2014.

J. Rajendran, M. Sam, O. Sinanoglu, R. Karri, Security analysis of integrated circuit camouflaging, in: Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security, pp. 709-720, 2013.

Thông tin
Thông tin xuất bản

Integration

Tập 58

116-124

Thông tin tác giả