Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

10.1109/LPT.2008.916912

10.1364/OE.14.009203

10.1109/ICVD.2004.1261054

10.1364/OE.15.000430

10.1038/nphoton.2006.42

10.1109/MM.2007.64

10.1364/OE.14.009431

10.1109/LPT.2007.893032

dally, 2004, Principles and Practices of Interconnection Networks

10.1109/MM.2007.4378787

10.1109/MM.2006.32

10.1364/OE.15.011934

10.1109/TED.2003.821567

10.1364/OE.15.017106

10.1109/2.917539

10.1145/378239.379048

10.1109/2.976921

kumar, 2005, Interconnections in Multi-Core Architectures: Understanding Mechanism, Overheads, Scaling, Proc 20th Ann Int l Symp Computer Architecture, 10.1109/ISCA.2005.34

10.1109/TC.1987.1676939

ho, 2006, Wire Scaling and Trends, MTO DARPA Meeting

wang, 2002, Orion: A Power-Performance Simulator for Interconnection Networks, Proc 35th Ann IEEE/ACM Int'l Symp Microarchitecture, 10.1109/MICRO.2002.1176258

10.1145/1023833.1023849

10.1038/nphoton.2008.31

2007, Under the Hood: Intel's 45-nm High-k Metal-Gate Process

10.1109/OFC.2008.4528599

10.1109/OFC.2007.4348676

2008, OMNeT++ Discrete Event Simulation System

10.1364/OE.14.012380

10.1147/rd.494.0589

10.1109/ISSCC.2005.1493929

10.1109/MM.2005.35

10.1109/MM.2004.1289290

hemani, 2000, Network on Chip: An Architecture for Billion Transistor Era, Proc 18th IEEE NorChip Conf

10.1109/ISSCC.2007.373606

10.1109/MM.2006.49

10.1109/ISSCC.2005.1493930

10.1504/IJHPCN.2005.007862

10.1109/MM.2007.18

10.1109/DATE.2007.364438

ramaswami, 2002, Optical Networks A Practical Perspective

10.1109/JSTQE.2003.812508

2006, The International Technology Roadmap for Semiconductors?2006 Edition

shacham, 2007, the case for low-power photonic networks on chip, 2007 44th ACM/IEEE Design Automation Conference DAC, 132, 10.1145/1278480.1278513

10.1109/NOCS.2007.35

bernstein, 2007, interconnects in the third dimension: design challenges for 3d ics, 2007 44th ACM/IEEE Design Automation Conference DAC, 562, 10.1145/1278480.1278623

shacham, 2006, Maximizing GFLOPS-per-Watt: High-Bandwidth, Low Power Photonic On-Chip Networks, Proc Third Watson Conf Interaction between Architecture Circuits and Compilers, 12