A new boosted charge-steering latch for high-speed low-power applications
Tài liệu tham khảo
Scotti, 2017, Design of low-voltage high-speed CML D-latches in nanometer CMOS technologies, IEEE Trans Very Large Scale Integr VLSI Syst, 25, 3509, 10.1109/TVLSI.2017.2750207
Singh, 2018, 4-bit counter using high-speed low-voltage CML D-Flipflops
Razavi, 2013, Charge steering: a low-power design paradigm, Proc IEEE 2013 Custom Integrated Circ Conf, 10.1109/CICC.2013.6658443
Hassan, KM, Ibrahim SA. Charge-steering flip-flop for ultra-high-speed wireline applications. In: 2019 36th National Radio Science Conference (NRSC); 2019. doi:10.1109/nrsc.2019.8734570.
Elmasry, 1982, Nanosecond NMOS VLSI Current Mode Logic, IEEE J Solid-State Circ, 17, 411, 10.1109/JSSC.1982.1051750
Alioto, 2007, Power–delay–area–noise margin tradeoffs in positive-feedback MOS current-mode logic, IEEE Trans Circ Syst I Regul Pap, 54, 1916, 10.1109/TCSI.2007.904685
Ahn, 2014, A low-power CDR using dynamic CML latches and V/I converter merged with XOR for half-rate linear phase detection, IEICE Electron Exp, 11, 10.1587/elex.11.20140657
Gupta, 2013, MCML D-latch using triple-tail cells: analysis and design, Act Passive Electron Compon, 2013, 1, 10.1155/2013/217674
Scotti, 2020, A Novel 0.5 V MCML D-Flip-Flop Topology exploiting forward body bias threshold lowering, IEEE Trans Circ Syst II, 67, 560
Saif MA, Hassan KM, Abdelati A, Ibrahim SA. A 34-fJ/bit 20-Gb/s 1/8-rate Charge-Steering DFE for IoT Applications. In: 2019 17th IEEE international new circuits and systems conference (NEWCAS); 2019. doi:10.1109/newcas44328.2019.8961251.
Jung, 2015, A 25 Gb/s 5.8 mW CMOS Equalizer, IEEE J Solid-State Circ, 50, 515, 10.1109/JSSC.2014.2364271
Manian, 2017, A 40-Gb/s 14-mW CMOS wireline receiver, IEEE J Solid-State Circ, 52, 2407, 10.1109/JSSC.2017.2705913
Chen, 2017, A 0.035-pJ/bit/dB 20-Gb/s adaptive linear equalizer with an adaptation Time of 2.68 µs, IEEE Trans Circ Syst II Exp Briefs, 64, 645
Nabavi, 2018, A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology, IEEE J Solid-State Circ, 53, 656, 10.1109/JSSC.2017.2747151
Jung, 2013, A 25-Gb/s 5-mW CMOS CDR/Deserializer, IEEE J Solid-State Circ, 48, 684, 10.1109/JSSC.2013.2237692
Ranjan R. Design of low power operational amplifier and digital latch circuits using power efficient charge steering technique. In: 2016 IEEE international conference on recent trends in electronics, information & communication technology (RTEICT); 2016. doi:10.1109/rteict.2016.7807834.
Fahmy GA. A 6.25GHz, 2.7μw at 0.5V, double-tail comparator using charge-steering approach. In: 2018 35th National radio science conference (NRSC); 2018. doi:10.1109/nrsc.2018.8354398.
Hassan KM, Ibrahim SA. A non-return-to-zero charge-steering flip-flop for high-speed wireline transceivers. In: 2019 IEEE Jordan International joint conference on electrical engineering and information technology (JEEIT); 2019. doi:10.1109/jeeit.2019.8717486.
Pike J, Parvizi M, Ben-Hamida N, Aouini S, Plett C. New charge-steering latches in 28nm CMOS for use in high-speed wireline transceivers. In: 2018 IEEE international symposium on circuits and systems (ISCAS); 2018. doi:10.1109/iscas.2018.8351013.
Pike, 2018