VLSI design of a reconfigurable multi-mode Reed-Solomon codec for high-speed communication systems
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 359-362
Tóm tắt
This paper presents the VLSI design of a reconfigurable multimode Reed Solomon (RS) codec for various high-speed communication systems. Our decoder design is based on the Euclidean algorithm such that the datapath units are regular and simple. With its ability to support a variety of (n, k, t) RS specifications (0/spl les/t/spl les/8) and (0/spl les/n/spl les/255), this RS codec design is suitable for multi-mode systems such as the xDSL and the cable modem systems. The chip operates at a clock frequency of 100 MHz and has a data processing rate of 800 Mbits/s in 0.35 /spl mu/m CMOS technology at the supply voltage of 3.3 V. The total gate count is 34,647 gates and the core size is only 1,578 /spl times/ 1,560 /spl mu/m/sup 2/.
Từ khóa
#Very large scale integration #Reed-Solomon codes #Codecs #CMOS technology #Decoding #Algorithm design and analysis #Modems #Clocks #Frequency #Data processingTài liệu tham khảo
fettwcis, 1992, A Combine Reed-Solomon Encoder and Syndrome Generator with Small Hardware Complexity, Circuits and Systems ISCAS 92 Proceedings, 4, 1871
blahut, 1983, Theory and Practice of Error Control Codes
huang, 1999, An Area-Efficient Versatile Reed-Solomon Decoder for ADSL, ISCAS 199 Proceedings Circuits and Systems, 1, 517
lee, 2000, VLSI Design of Rced-solomon Decoder Architecture, Proc IEEE ISCAS Circuits and Systems 2000, 705
rauschmayer, 1999, ADSL/VDSL Principles A Pracitical and Precise Study of Asymmetric Digital Subscriber Lines and Very High Speed Digital Subscriber Lines
lin, 1983, Error Control Coding Fundamentals and Applications