Transient Analysis of Shielded On-Chip Interconnections
Tóm tắt
Transients in shielded on-chip interconnections are studied theoretically for grounded and ungrounded shields. The model is based on analytical solutions to telegrapher's equations. The properties of interconnections and shields are identified that affect transients and propagation delays in signal lines. It is shown that cross coupling may exist between lines using a common shield. The magnitude of electromagnetic interference in shielded lines is estimated.
Tài liệu tham khảo
Theis, T.N., The Future of Interconnection Technology, IBM J. Res. Dev., 2000, vol. 44, no. 3, pp. 379–389.
Kumar, R., Interconnect and Noise Immunity Design for the Pentium 4 Processor, Intel Technol. J., 2001, Q1, pp. 1–12.
http://www.intel.ru/pressroom (A concise handbook of Intel microprocessors, 2002).
Timofeev, V.K. and Lozovai, V.V., Analysis of Signal Distortions in Microwave Multilayer PCBs, Electron. Des. Automation (EDA)¶Express, 2002, no. 6, pp. 29–34.
Davis, J.A. and Meindl, J.D., Compact Distributed RLC Interconnect Models-Part I: Single Line Transient, Time Delay, and Overshoot Expressions, IEEE Trans. Electron Devices, 2000, vol. 47, no. 11, pp. 2068–2077.
Davis, J.A. and Meindl, J.D., Compact Distributed RLC Interconnect Models-Part II: Coupled Line Transient Expressions and Peak Crosstalk in Multilevel Networks, IEEE Trans. Electron Devices, 2000, vol. 47, no. 11, pp. 2078–2087.
Zakharov, S.M., Model Analysis of Transients in On-Chip Interconnections, Mikroelektronika, 2001, vol. 30, no. 4, pp. 288–297.
Goryachev, V.A. and Zakharov, S.M., Characteristics of Electromagnetic Interference in Microprocessor On-Chip Interconnections, Zarubezh. Radioelektron. Usp. Sovremennoi Radioelektron., 2002, no. 7, pp. 4–11.
Davis, J.A., Venkatesan, R., Kaloyeros, A., Beylansky, M., Souri, S.J., Banerjee, K., Saraswat, K.C., Rahman, A., Reif, R., and Meindl, J.D., Interconnect Limits in Gigascale Integration (GSI) in the 21st Century, Proc. IEEE, 2001, vol. 89, no. 3, pp. 305–322.
Naeemi, A., Davis, J.A., and Meindl, J.D., Analytical Models for Coupled Distributed RLC Lines with Ideal and Non-Ideal Return Paths, IEEE, 2001.
Deutsch, A., Coteus, P.W., Kopcsay, G.V., Smith, H.H., Surovic, C.W., Krauter, B.L., Edelstein, D.C., and Restle, P.J., On-Chip Wiring Design Challenges for Gigahertz Operation, Proc. IEEE, 2001, vol. 89, no. 4, pp. 529–554.
Sakurai, T., Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's, IEEE Trans. Electron Devices, 1993, vol. 40, no. 1, pp. 118-124.