The CMOS on-chip oscillator based on level tracking technique
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 197-200
Tóm tắt
In this paper, we propose the architecture of a CMOS fully integrated level-locked loop (LLL). A 455 kHz LLL without external reference signal achieves the target of 1 percent variation, and consumes 9 mW with 3.6 V power supply in a standard 0.5 /spl mu/m CMOS process. The frequency-to-voltage converter (FVC) in the LLL, built upon the charge redistribution principle, can decrease the process variation. A programmable controller is developed to increase the frequency accuracy. The voltage-controlled oscillator (VCO) is based on differential delay cells in order to minimize the effect of the power supply and the substrate noise. According to the main circuits, operated at 1.8 V provided by a regulator, the output frequency is accurately for 455 kHz from 2.0 V to 3.6 V.
Từ khóa
#Power supplies #Voltage-controlled oscillators #Target tracking #Signal processing #CMOS process #Frequency conversion #Programmable control #Delay effects #Circuit noise #RegulatorsTài liệu tham khảo
10.1109/JSSC.1996.542317
10.1145/280756.280798
razavi, 2001, Design of Analog CMOS Integrated Circuits
10.1002/9780470178737
0, PLL Performance, Simulation and Design National Semiconductor, 89
djemouai, 0, New circuit techniques based on a high performance frequency-to-voltage conversing, IEEE Int Conf Electronics Circuits Systems, 13
10.1109/4.508265
10.1109/ICM.1998.825568
djemouai, 0, A200 MHz frequency-locked loop based on new frequency-to-voltage converters approach, IEEE Int Symp Circuits and Systems, 1189
10.1049/el:19930233
10.1109/82.938354
10.1109/JSSC.1996.542316
best, 1984, Phase-Locked Loops: Theory, Design and Applications
10.1109/4.262000