Survey of branch prediction schemes for pipelined processors
Proceedings of the Thirty-Fourth Southeastern Symposium on System Theory (Cat. No.02EX540) - Trang 324-328
Tóm tắt
Branch prediction schemes have become an integral part of today's pipelined processors. They are one of the key issues in enhancing the performance of pipelined processors. Pipeline stalls due to conditional branches are one of the most significant impediments to realizing the performance potential of deeply pipelined and superscalar processors. Many schemes for branch prediction, that can effectively and accurately predict the outcome of branch instructions have been proposed. In this paper, a survey of several branch prediction schemes for pipelined processors i.e., simple pipelined, deeply pipelined, and superscalar processors are presented. The pros and cons of each scheme are also discussed.
Từ khóa
#Pipeline processing #Hazards #Clocks #Accuracy #Degradation #Impedance #Costs #History #Process control #Counting circuitsTài liệu tham khảo
10.1109/MICRO.1995.476827
guy, 1996, High Performance Dynamic Branch Prediction Architecture and VHDL Model, 19
10.1145/192724.192727
mcfarling, 1993, Combining Branch Predictors, tn 36
chang, 1995, Profile-guided Multiheuristic Branch Prediction, Proceedings of the International Conference on Parallel Processing
10.1145/143365.143490
10.1145/232973.232975
10.1109/ISCA.1992.753310
10.1109/MICRO.1992.697009
10.1145/123465.123475
mcfarling, 1993, Combining Branch Predictors, WRL Technical Note TN-36
smith, 1981, A study of Branch Prediction Strategies, Proceedings of the 8th International Symposium on Computer Architecture, 135