Statically triggered 3×VDD-Tolerant ESD detection circuit in a 90-nm low-voltage CMOS process

Wang, 2001, On-chip ESD protection design for integrated circuits: an overview for IC designers, Microelectron. J., 32, 733, 10.1016/S0026-2692(01)00060-X Ker, 2008, ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers, IEEE Trans. Electron. Dev., 55, 1409, 10.1109/TED.2008.920972 Karimi, 2012, Ultra low voltage, ultra low power low noise amplifier for 2 GHz applications, AEU Int. J. Electron. Commun., 66, 18, 10.1016/j.aeue.2011.04.008 Poon, 2003, New considerations for MOSFET power clamps, Microelectron. Reliab., 43, 987, 10.1016/S0026-2714(03)00123-9 Ker, 2009, Design of high-voltage-tolerant ESD protection circuit in low-voltage CMOS processes, IEEE Trans. Device Mater. Reliab., 9, 49, 10.1109/TDMR.2008.2008639 Ker, 2010, High-voltage-tolerant ESD clamp circuit with low standby leakage in nanoscale CMOS process, IEEE Trans. Electron. Dev., 57, 1636, 10.1109/TED.2010.2049072 Wang, 2011, Gate-driven 3.3V ESD clamp using 1.8V transistors, 1 Yeh, 2012, New design of 2×VDD-tolerant power-rail ESD clamp circuit for mixed-voltage I/O buffers in 65-nm CMOS technology, IEEE Trans. Circuit Syst. II: Express Brief, 59, 178, 10.1109/TCSII.2012.2184372 Yeh, 2012, New design on 2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65nm CMOS process, 1 Liu, 2013, Two ESD detection circuits for 3×VDD tolerant I/O buffer in low-voltages CMOS processes with low leakage currents, IEEE Trans. Device Mater. Reliab., 13, 319, 10.1109/TDMR.2012.2218606 Yang, 2013, Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process, Sci. China Technol. Sci., 56, 2046, 10.1007/s11431-013-5278-2 Yu, 2015, Enhanced ESD power clamp for antenna switch controller with SOI CMOS technology, Electron. Lett., 51, 871, 10.1049/el.2014.4160 Yang, 2016, Diode triggered ESD power clamp circuit with accurate discharge duration, Electron. Lett., 52, 949, 10.1049/el.2016.0167 Altolaguirre, 2013, Power-rail ESD clamp circuit with diode-string ESD detection to overcome the gate leakage current in a 40-nm CMOS process, IEEE Trans. Electron. Dev., 60, 3500, 10.1109/TED.2013.2274701 Cao, 2000, BSIM4 gate leakage model including source-drain partition, 815 Ker, 2005, Overview of on-chip electrostatic discharge protection design with SCR-based devices inCMOS integrated circuits, IEEE Trans. Device Mater. Reliab., 5, 235, 10.1109/TDMR.2005.846824 Chen, 2012, Diode-triggered silicon-controlled rectifier with reduced voltage overshoot for CDM ESD protection, IEEE Trans. Device Mater. Reliab., 12, 10, 10.1109/TDMR.2011.2171487 Ginawi, 2014, Reducing the turn-on time and overshoot voltage for a diode-triggered silicon-controlled rectifier during an electrostatic discharge event, 109 Smith, 2005, A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies, Microelectron. Reliab., 45, 201, 10.1016/j.microrel.2004.05.008