Reconfigurable hardware accelerator for a universal Reed Solomon codec
ICCSC'02. 1st IEEE International Conference on Circuits and Systems for Communications. Proceedings (IEEE Cat. No.02EX605) - Trang 158-161
Tóm tắt
This paper presents a hardware accelerator for a universal Reed Solomon codec which can be configured to behave as an encoder or decoder for any RS(n, k, t) code with programmable field dimension m. For this purpose a hardware-software codesign approach is followed. A general C implementation of the scheduling for any RS(n, k, t) code which initially configures the accelerator, gives comparable performance to hand-optimized assembly level implementation for a specific RS code on state-of-the-art DSPs supporting Galois field arithmetic. These features facilitate the use of the same accelerator in multiple communication standards and also in different environments, without requiring any manual intervention when the characteristics of the RS code change.
Từ khóa
#Hardware #Reed-Solomon codes #Codecs #Read-write memory #Random access memory #Digital signal processing #Decoding #Galois fields #Accelerator architectures #ClocksTài liệu tham khảo
laws, 1971, a cellular-array multiplier for gf(2<sup>m</sup>), IEEE Transactions on Computers, c 20, 1573, 10.1109/T-C.1971.223173
oelkrug, 2002, Programmable Hardware Accelerator for Universal Telecommunication Applications, 2nd Workshop on Software Radios
sankaran, 2000, Reed solomon decoder: TMS320C64X implementation, Tech Rep SPRA686
song, 2000, An efficient architecture for implementing the modified Euclidean Algorithm, 9th NASA Symposium on VLSI Design
hasan, 2000, VLSI algorithms, architectures, and implementation of a versatile GF(2m) processor, IEEE Trans on Computers, 49
10.1109/81.735445