Process sensitivity and robustness analysis of via-first dual-damascene process

10.1109/VLSIT.1996.507816

10.1109/IEDM.1993.347240

iggulden, 1998, an advanced 4 level beol process with dual damascene al wiring for 1 gbit dram's, Proc IEEE VLSI Multilevel Interconnection Conf, 19

singer, 1997, making the move to dual damascene processing, Semiconduct Int, 79

10.1109/IITC.1999.787126

10.1149/1.1836934

lin, 2000, an optimized integration scheme for 0.13 <formula><tex>$ \mu\hbox{m}$</tex></formula> technology node dual-damascene cu interconnect, Proc Int Interconnect Technology Conf (IITC), 273

verove, 2000, dual damascene architectures evaluation for the 0.18 <formula><tex>$\mu\hbox{m}$</tex></formula> technology and below, Proc Int Interconnect Technology Conf (IITC), 267

10.1109/IEDM.1992.307366

10.1016/S0167-9317(97)00094-4

1999, The 2001 International Technology Roadmap for Semiconductors, 168