Power efficient MPEG-4 decoder architecture featuring low-complexity error resilience
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 225-228
Tóm tắt
A media processor supporting MPEG-4 SP@LI and H.263 baseline has been developed. This processor includes a RISC core, dedicated video decoding hardware, audio/voice decoder, post processor, and some peripherals. In order to increase flexibility and reduce power dissipation, separated bus architecture, which may minimize the bus transaction, is adopted. An enhanced error resiliency is also equipped for error-prone environment, and additional innovative low-power design techniques are applied for portable applications. This processor was integrated in a 0.25/spl mu/m CMOS PLM process and contains 900K gates on 45mm/sup 2/ die with 50mW power dissipation at 27MHz.
Từ khóa
#MPEG 4 Standard #Decoding #Resilience #Coprocessors #Energy consumption #Reduced instruction set computing #Codecs #Clocks #Process control #SDRAMTài liệu tham khảo
10.1109/30.156671
kamcmaru, 2000, Media processor core architecture for realtime, bi-directional MPEG4/H.26x Codex with 30 fr/s for Clf-video, Proc CICC'00, 473
hashimoto, 2001, A 90 mW MPEG4 Video Codec LSI with the Capability for Core Profile, ISSCC Dig of Tech Papers, 140
masafumi, 1998, A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Sup-ply-Voltage Scheme, IEEE J Solid-State Circuits, 33, 1772, 10.1109/4.726575