Noise coupling to on-chip integrated antennas

T.O. Dickson1, D.F. Bravo2, J. Mehta3, K.K. O4
1University of Florida, Gainesville, FL, USA
2Conexant Systems, Inc., Hillsboro, OR, USA
3RF Micro Devices, Inc., Greensboro, NC, USA
4University of Florida Gainesville, FL USA

Tóm tắt

Noise from digital circuits can couple to on-chip integrated antennas and degrade the received signal-to-noise ratio. To investigate coupling mechanisms, integrated antennas and noise generating circuits were fabricated in 0.25 /spl mu/m and 0.1 /spl mu/m CMOS processes. Noise coupling through the substrate is found to be common-mode in nature. Signals on long interconnects near antennas, as well as time-varying signals on V/sub DD/ and ground lines from switching action, are found to capacitively couple to antennas. Loss and phase delay in the transmission line cause this coupling to appear differentially. Less noise is found to couple in balanced measurements. This suggests that by using integrated antennas with a balanced feed structure, noise coupling can be reduced.

Từ khóa

#Coupling circuits #Signal to noise ratio #Digital circuits #Receiving antennas #Degradation #Noise generators #CMOS process #Integrated circuit interconnections #Propagation losses #Delay

Tài liệu tham khảo

li, 2001, A comparison of CMOS and SiGe LNA's and mixers for wireless LAN application, Proc Custom Integrated Circuits Conference, 531 kim, 2000, On-chip wireless interconnection with integrated antennas, IEDM Technical Digest, 485 mehta, 0, Switching Noise of Integrated Circuits (ICs) Picked up by a Planar Dipole Antenna Mounted Near the ICs, IEEE Trans on Electro-magnetic Compatibility bravo, 2000, Estimation of the signal-to-noise ratio for on-chip wireless clock signal distribution, IEEE International Interconnect Technology Conf, 9 10.1109/TPHP.1974.1134841 bravo, 2000, Investigation of background noise in integrated circuits relating to the design of an on-chip wireless interconnect system 10.1109/NRSC.2000.838837 10.1109/IITC.1998.704741