New VLSI architectures for three-level correlators

Circuits, Systems, and Signal Processing - Tập 15 - Trang 685-693 - 1996
Rana Ejaz Ahmed1, Saleh A. Alshebeili1
1Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia

Tóm tắt

This paper presents the VLSI architectures for three-level correlator design based on 1-μm CMOS technology. The architecture performs very high speed, real-time, three-level cross-correlation of signals. Two architectures, one for serial incoming samples of signals (serial data) and the other for stored signal samples (parallel data), are described in the paper.

Tài liệu tham khảo

Beige Bag Software,User Manual for B 2 Logic V2.2, Beige Bag Software of Ann Arbor, MI, 1990.

S. Y. Kung,VLSI Array Processors, Prentice-Hall, Englewood Cliffs, NJ, 1989.

D. A. Pucknell and K. Eshraghian,VLSI Design, 3rd edition, Prentice-Hall, Englewood Cliffs, NJ, 1994.

Signetics Philips Components,Data Handbook: Memories; MOS, TTL, ECL, Signetics Philips Components, Sunnyvale, CA, January 1991.