Modelling of hot-carrier degradation and its application for analog design for reliability

Microelectronics Journal - Tập 40 - Trang 1274-1280 - 2009
Benoit Dubois1, Jean-Baptiste Kammerer1, Luc Hébrard1, Francis Braun1
1Institut d’Électronique du Solide et des Systèmes, UMR 7163 ULP/CNRS, 23 rue du Lœss, BP 20 67037 Strasbourg Cedex 2, France

Tài liệu tham khảo

Brox, 1991, Dynamic degradation in MOSFET's—Part I: the physical effects, IEEE Trans. Electron Devices, 8 Hsu, 1984, Relationship between MOSFET degradation and hot-electron-induced interface-state generation, IEEE Electron Device Lett., 2 Guerin, 2007, Hot-carrier damage from high to low voltage using the energy-driven framework, Microelectron. Eng., 84, 10.1016/j.mee.2007.04.104 Hu, 1985, Hot-electron-induced MOSFET degradation-model, monitor, and improvement, IEEE Trans. Electron Devices, 2 H. Le, P.J. Marcoux, W. Jiang, J.E. Chung, On the methodology of assessing hot-carrier reliability of analog circuits, IEEE IRW Final Report, 2000. Li, 2002, Soft breakdown and hot carrier reliability of CMOS RF mixer and redesign Thewes, 1997, Effects of hot-carrier degradation in analog CMOS circuits, Microelectron. Eng., 36, 10.1016/S0167-9317(97)00064-6 Tu, 1993, Berkeley reliability tool—BERT, IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst., 10 Xuan, 2001, Sensitivity and reliability evaluation for mixed-signal ICs under electromigration and hot-carrier effects Dubois, 2007, Analytical modeling of hot-carrier induced degradation of MOS transistor for analog design for reliability