Memory synthesis for low power ASIC design
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 335-342
Tóm tắt
In this paper we describe a multi-module, multiport memory design procedure that satisfies area and/or energy constraints. Our procedure consists of using ILP models and heuristic-based algorithms to determine (a) the memory configuration with minimum area, given the energy bound, (b) the memory configuration with minimum energy, given the area bound, (c) array allocation such that the energy consumption is minimum for a given memory configuration (number of modules, size and number of ports per module). The results obtained by the heuristics match well with those obtained by the ILP methods.
Từ khóa
#Application specific integrated circuits #Energy consumption #Heuristic algorithms #Costs #Electrocardiography #Very large scale integration #Focusing #Multidimensional systems #Streaming media #Video sequencesTài liệu tham khảo
balasa, 1994, Dataflow-driven Memory Allocation for Multi-dimensional Signal Processing Systems, ICCAD, 31
mukler, 1991, An Area Model for On-chip Memories and its app 1ication, IEEE Journal on Solid-State Circuits, 26, 98, 10.1109/4.68123
10.1109/ISHLS.1994.302347
wen-tsang, 2000, Memory Design and Exploration for Low Power Embedded Systems, Technical Report CLPE-TR-4-2000-32
10.1109/ASPDAC.1995.486208
kim, 1993, Utlization of Multiport Memories in Data Path Synthesis, DAC, 298
10.1109/92.805750
lippens, 1993, Allocation of Multiport Memories for Hierarchical Data Streanls, ICCAD
10.1109/ICCAD.1999.810698
10.1109/ICCAD.1999.810697
10.1109/43.3188
catthoor, 1998, Custom Memory Management Methodology – Exploration of Memory Organization for Embedded Multimedia System Design
10.1109/EDTC.1994.326867