Lead-free low-cost flip-chip process chain: layout, process, reliability
Tóm tắt
The ultimate way for miniaturization is the usage of flip-chip components. Instead of using costly ceramic PCBs, the use of standard FR-4 substrates offers a wide field for reducing costs. Together with the usage of stencil printing, this leads to a low-cost production chain. By using standard materials and processes, the flip-chips can be integrated in the existing SMT-production line. As the use of environmentally friendly lead-free solder alloys has until now not been tested in detail, the processing and reliability still need to be analyzed. This paper aims to show an overview of the lead-free low-cost flip-chip process chain, starting with a suitable layout of the pads and solder resist openings of the substrate and the openings of the stencil. The influence of the process parameters for solder paste printing is shown. The difficulties of placement of flip-chips are discussed. Possible reflow soldering methods are laid down and the aspects of using nitrogen-atmosphere are also taken into account. Additionally, this paper explains the great importance of the underfill process, points out the possible ways of inspecting flip-chip connections and takes a look at the long-term reliability of flip-chip solder joints. As an outlook a basic approach for selective flip-chip soldering is given.
Từ khóa
#Environmentally friendly manufacturing techniques #Lead #Printing #Ceramics #Costs #Production #Testing #Resists #Reflow soldering #Flip chip solder jointsTài liệu tham khảo
dowds, 1999, Indium Corp. of Europe,“Solder Pastes for flip-chip and µBGA, Internationaler Kongre? & Fachausstellung, 24
burr, 1999, Solder Paste Printing Guidelines for BGA and CSP Assemblies, Surface Mount Technology, 70
reichenberger, 2000, Verarbeitung und Langzeitverhalten (im Vergleich zu SnPb36Ag2) ausgewählter bleifreier Lote in der SMT, Messebegleitendes Tutorial 17 SMT Kleben und Löten“ at the fair Systemintegration in der Mikroelektronik SMT ES&S Hybrid 2000, 27
feldmann, 1998, Thermische Belastungen beim Löten, Sonderpublikation zur Fachtagung Thermische Einsatzgrenzen von technischen Kunststoffbauteilen ‘ Springer-VDI-Verlag (Düsseldorf, 82
reichenberger, 2001, Eigenschaften und Einsatzmöglichkei-alternativer Elektroniklote in der Obprflächenmontage (SMT)
eisenbarth, 1999, Mediengebundene Lötverfahren vor dem Hintergrund höherschmelzender Lotlegierungen, Konferenzband der GMM-Fachtagung “Leiterplatten-und Baugruppentechnik '99” GMM-Fachbericht 28 VDE-Verlag (Berlin, 265
nguty, 1998, Evaluation of Processing Parameters for flip-chip Stencil Printing. International Electronics, Manufacturing Technology Symposium IEEE/CPMT 1998, 10.1109/IEMT.1998.731077
kloeser, 1996, Low Cost flip-chip Technologies Based on Chemical Nickel Bumping and Solder Printing, Proc 29th Int l Symp Microelectronics
10.1108/09540919810237075
reichel, 1998, Direktmontage. Handbuch für die Verarbeitung ungehäuster ICs, Spinger Verlag (Berlin
beelen-hendrix, 1996, Low-Cost Flip Chip Assembly, Proceedings SMI Conference Surface Mount International