Junctionless Nanowire Transistor (JNT): Properties and design guidelines

Colinge, 1996, A silicon-on-insulator quantum wire, Solid State Electron, 39, 49, 10.1016/0038-1101(95)00094-A

Lee, 2007, Device design guidelines for nano-scale MuGFETs, Solid State Electron, 51, 505, 10.1016/j.sse.2006.11.013

Colinge, 2010, Nanowire transistors without junctions, Nature Nanotech, 5, 225, 10.1038/nnano.2010.15

Lee, 2009, Junctionless multigate field-effect transistor, Appl Phys Lett, 94, 053511, 10.1063/1.3079411

Lee, 2010, Performance estimation of junctionless multigate transistors, Solid State Electron, 54, 97, 10.1016/j.sse.2009.12.003

Colinge, 2010, Reduced electric field in junctionless transistors, Appl Phys Lett, 96, 073510, 10.1063/1.3299014

Sze, 1981

http://www.comsol.com/

Faynot, 2010, “Planar fully depleted SOI technology: a powerful architecture for the 20nm node and beyond”, Tech Digest IEDM, 3.2.1

Xiong, 2003, Sensitivity of double-gate and FinFET devices to process variations, IEEE Trans Electron Devices, 50, 2255, 10.1109/TED.2003.818594

Yan, 2008, Sensitivity of trigate MOSFETs to random dopant induced threshold voltage fluctuations, Solid-State Electron, 52, 1872, 10.1016/j.sse.2008.06.061

Chiang, 2007, Random dopant fluctuation in limited-width FinFET technologies, IEEE Trans Electron Devices, 54, 2055, 10.1109/TED.2007.901154

Changhwan Shin, Carlson A, Xin Sun, Kanghoon Jeon, Tsu-Jae King Liu. Tri-gate bulk MOSFET design for improved robustness to random dopant fluctuations. In: Silicon Nanoelectronics Workshop; 2008. p. 1–2

http://www.silvaco.com/products/device_simulation/atlas.html

Kranti, 2007, Design and optimization of FinFETs for ultra-low-voltage analog applications, IEEE Trans Electron Device, 54, 3308, 10.1109/TED.2007.908596