Integrated atomistic process and device simulation of decananometre MOSFETs
Tóm tắt
In this paper we present a methodology for the integrated atomistic process and device simulation of decananometre MOSFETs. The atomistic process simulations were carried out using the kinetic Monte Carlo process simulator DADOS, which is now integrated into the Synopsys 3D process and device simulation suite Taurus. The device simulations were performed using the Glasgow 3D statistical atomistic simulator, which incorporates density gradient quantum corrections. The overall methodology is illustrated in the atomistic process and device simulation of a well behaved 35 nm physical gate length MOSFET reported by Toshiba.
Từ khóa
#MOSFETs #Silicon #Fluctuations #Atomic measurements #Stochastic processes #Analytical models #Atomic layer deposition #Semiconductor process modeling #Kinetic theory #Monte Carlo methodsTài liệu tham khảo
inaba, 2001, IEDM Tech Dig, 641
hockney, 1988, Computer Simulations Using Particles, IOP Publishing
sano, 2000, Electron Devices Meeting, 2000, IEDM Technical Digest, 275
wong, 1993, Proc IEDM Dig Tech Papers, 705
10.1109/16.735728
kaya, 2001, Simulation of Semiconductor Processes and Devices 2001, 78
10.1109/16.974757
hane, 2001, IEDM Tech Dig, 843
frank, 1999, Symp VLSI Tech, 169
jaraiz, 2001, Simulation of Semiconductor Processes and Devices 2001, 710
10.1063/1.116701
10.1109/16.915703
2001, International Technology Road-Map for Semiconductors
strecker, 2002, Computational Nanoscience and Nanotechnology, 247