High-<tex>$kappa$</tex>/Metal–Gate Stack and Its MOSFET Characteristics

wallace, 2002, high-<formula><tex>$\kappa$</tex></formula> gate dielectric materials, MRS Bulletin 234, 27, 192

10.1557/mrs2002.73

gusev, 2001, ultrathin high-<formula><tex>$\kappa$ </tex></formula>gate stacks for advanced cmos devices, IEDM Tech Dig, 451

lee, 2003, high-<formula><tex>$\kappa$</tex></formula> dielectrics and mosfet characteristics, IEDM Tech Dig, 95

10.1063/1.1405826

datta, 2003, high mobility si/sige strained channel mos transistors with hfo<formula><tex>$_{2}/$</tex></formula>tin gate stack, IEDM Tech Dig, 653

lu, 2000, dual-metal gate technology for deep-submicron cmos transistors, Tech Dig VLSI Symp, 72

10.1063/1.353139

choi, 2002, fabrication of high quality ultra-thin <formula><tex>${\rm hfo}_{2}$</tex></formula>gate dielectric mosfet's using deuterium anneal, IEDM Tech Dig, 613

10.1016/S1386-9477(03)00284-4

10.1109/VLSIT.2003.1221064

10.1109/IEDM.2002.1175915

samavedam, 2003, dual-metal gate cmos with <formula> <tex>${\rm hfo}_{2}$</tex></formula> gate dielectric, IEDM Tech Dig, 433

10.1109/VLSIT.2003.1221138

10.1109/IEDM.2000.904255

hobbs, 2003, fermi level pinning at the poly-si/metal oxide interface, Tech Dig VLSI Symp, 9

thompson, 2002, a 90-nm logic technology featuring 50-nm strained silicon channel transistors, 7 layers of cu interconnects, low-<formula><tex>$\kappa$</tex></formula>ild, and 1 <formula><tex>$\mu{\hbox {m}}^{2}$ </tex></formula>sram cell, IEDM Tech Dig, 61