10.1109/IEDM.1997.649475
10.1109/VLSIT.2000.852776
10.1109/55.772363
taur, 1998, Fundamentals of Modern VLSI Devices, 196
lee, 2001, performance and reliability of ultra thin cvd <formula><tex>$\hbox{hfo}_{2}$</tex></formula> gate dielectrics with dual poly-si gate electrodes, VLSI Tech Dig, 133
10.1109/55.823573
chin, 1999, device and reliability of high-k <formula><tex>$\hbox{al}_{2} \hbox{o}_{3}$ </tex></formula> gate dielectric with good mobility and low <formula><tex> $d_{\rm it}$</tex></formula>, VLSI Tech Dig, 135
guo, 1999, high quality ultra-thin (1.5 nm) <formula> <tex>$\hbox{tio}_{2} \hbox{-} \hbox{si}_{3} \hbox{n}_{4}$</tex></formula> gate dielectric for deep sub-micron cmos technology, IEDM Tech Dig, 137
ku, 2000, high performance pmosfets with <formula> <tex>$\hbox{ni}(\hbox{si}_{x}\hbox{ge}_{i-x})/\hbox{poly-si}_{0.8}\hbox{ge} _{0.2}$ </tex></formula> gate, VLSI Tech Dig, 114
chin, 2000, high quality <formula><tex>$\hbox{la}_{2} \hbox{o}_{3}$ </tex></formula> and <formula><tex>$\hbox{al}_{2} \hbox{o}_{3}$</tex></formula> gate dielectrics with equivalent oxide thickness 5–10 <formula><tex> $\hbox{\rm \aa}$</tex></formula>, VLSI Tech Dig, 16
10.1109/55.843153
10.1109/55.847377
10.1109/IEDM.1997.649474