Formation of Ni germano-silicide on single crystalline Si/sub 0.3/Ge/sub 0.7//Si

IEEE Electron Device Letters - Tập 23 Số 8 - Trang 464-466 - 2002
C.Y. Lin1, W.J. Chen2, C.H. Lai1, A. Chin1, J. Liu3
1Department of Electronics Engineering, National Chiao Tung University, Taiwan
2Department of Materials Science and Engineering, National Huwei Institute of Technology, Taiwan
3United Microelectronics Corporation Limited, Taiwan

Tóm tắt

We have studied the Ni and Co germano-silicide on Si/sub 0.3/Ge/sub 0.7//Si. The Ni germano-silicide shows a low sheet resistance of 4-6 /spl Omega///spl square/on both P/sup +/N and N/sup +/P junctions, which is much smaller than Co germano-silicide. In addition, small junction leakage currents of 3/spl times/10/sup -8/ A/cm/sup 2/ and 2/spl times/10/sup -7/ A/cm/sup 2/ are obtained for Ni germano-silicide on P/sup +/N and N/sup +/P junctions, respectively. The good germano-silicide integrity is due to the relatively uniform thickness as observed by cross-sectional TEM.

Từ khóa

#Crystallization #Silicon germanium #Germanium silicon alloys #MOSFET circuits #Temperature #Leakage current #Epitaxial growth #Silicides #Very large scale integration #Silicidation

Tài liệu tham khảo

10.1109/IEDM.1997.649475 10.1109/VLSIT.2000.852776 10.1109/55.772363 taur, 1998, Fundamentals of Modern VLSI Devices, 196 lee, 2001, performance and reliability of ultra thin cvd <formula><tex>$\hbox{hfo}_{2}$</tex></formula> gate dielectrics with dual poly-si gate electrodes, VLSI Tech Dig, 133 10.1109/55.823573 chin, 1999, device and reliability of high-k <formula><tex>$\hbox{al}_{2} \hbox{o}_{3}$ </tex></formula> gate dielectric with good mobility and low <formula><tex> $d_{\rm it}$</tex></formula>, VLSI Tech Dig, 135 guo, 1999, high quality ultra-thin (1.5 nm) <formula> <tex>$\hbox{tio}_{2} \hbox{-} \hbox{si}_{3} \hbox{n}_{4}$</tex></formula> gate dielectric for deep sub-micron cmos technology, IEDM Tech Dig, 137 ku, 2000, high performance pmosfets with <formula> <tex>$\hbox{ni}(\hbox{si}_{x}\hbox{ge}_{i-x})/\hbox{poly-si}_{0.8}\hbox{ge} _{0.2}$ </tex></formula> gate, VLSI Tech Dig, 114 chin, 2000, high quality <formula><tex>$\hbox{la}_{2} \hbox{o}_{3}$ </tex></formula> and <formula><tex>$\hbox{al}_{2} \hbox{o}_{3}$</tex></formula> gate dielectrics with equivalent oxide thickness 5&ndash;10 <formula><tex> $\hbox{\rm \aa}$</tex></formula>, VLSI Tech Dig, 16 10.1109/55.843153 10.1109/55.847377 10.1109/IEDM.1997.649474