Fast and compact dynamic ripple carry adder design
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 25-28
Tóm tắt
Adders are fundamental building blocks and often constitute part of the critical path. In this paper, we propose four high-speed ripple carry adder designs using dynamic circuit techniques. CMOS technology based SPICE simulations show that the proposed dynamic ripple carry adders are at least two times faster than the conventional static ripple carry adder. Further, all of the proposed designs compare much favorably to a previous dynamic ripple carry adder design that employs DCVS (differential cascode voltage switch) logic.
Từ khóa
#Adders #CMOS logic circuits #Logic design #Propagation delay #Switches #SPICE #Circuit simulation #Very large scale integration #Arithmetic #VoltageTài liệu tham khảo
10.1049/el:19981706
10.1109/4.663566
10.1049/el:20010430
kim, 2001, A low power carry select adder with reduced area, Circuits and Systems 2001 ISCAS 2001 The 2001 IEEE International Symposium on, 4, 218, 10.1109/ISCAS.2001.922211
rabay, 1996, Digital Integrated Circuits A Design Perspective, 392
west, 1992, Principles of CMOS VLSI Design A System Perspective, 515