Chế tạo và Mô hình Mạch của Bộ đảo NMOS Dựa trên Transistor Hiệu ứng Trường Cổng Hạt lượng tử

D. Mateo and A. Rubio, Electron. Lett. 32, 99 (1996). A. Srivastava and K. Venkatapathy, VLSI Des. 4, 75 (1996). P.C. Balla and A. Andreas, IEEE J. Solid State Circuit SC-19, 739 (1984). T. Okuda and T. Murotani, IEEE J. Solid State Circuit 32, 1743 (1997). S. Gottwald, A Treatise on Many-Valued Logics. Studies in Logic and Computation (Baldock, Hertfordshire: Research Studies, 2001). O. Ishizuka and D. Handoko, Int. Symp. Multiple-Valued Logic (1997), p. 169. H.C. Lin, IEEE Int. Symp. Multiple-Valued Logic (1994), p. 188. A. Forster, Adv. Solid State Phys. 33, 37 (1993). T. Waho, K.J. Chen, and M. Yamamoto, IEEE J. Solid State Electron. 33, 268 (1998). F. Capasso and R.A. Kiehl, J. Appl. Phys. 58, 1366 (1985). A.C. Seabaugh, W.R. Frensley, J.N. Randall, M.A. Reed, D.L. Farrington, and R.J. Matyi, IEEE Trans. Electron. Dev. 36, 2328 (1989). J. Stock, J. Malindretos, K.M. Indlekofer, M. Pottgens, A. Forster, and H. Luth, IEEE Trans. Electron. Dev. 48, 1028 (2001). T. Waho, International Symposium on Multiple-Valued Logic (Bloomington, IN, 1995). A.A. Ketterson, J.-W. Seo, M.H. Tong, K.L. Nummila, J.J. Morikuni, K.-Y. Cheng, S.-M. Kang, and I. Adesida, IEEE Trans. Electron. Dev. 40, 1046 (1993). S.M. Sohel Imtiaz and S.M. El-Ghazaly, IEEE Trans. Microw. Theory Technol. 46, 923 (1998). H. Rohdin, A. Nagy, V. Robbins, C.-Y. Su, A.S. Wakita, J. Seeger, T. Hwang, P. Chye, P.E. Gregory, S.R. Bahl, F.G. Kellert, L.G. Studebaker, D.C. D’Avanzo, and S. Johnsen, Hewlett-Packard J. 4, 1 (1998). J.-H. Tsai, Solid State Electron. 48, 81 (2004). W. Kruppa and J.B. Boos, Electron. Lett. 38, 267 (1992). E.M. Chumbes, A.T. Schremer, J.A. Smart, Y. Wang, N.C. MacDonald, D. Hogue, J.J. Komiak, S.J. Lichwalla, R.E. Leoni, and J.R. Shealy, IEEE Trans. Electron. Dev. 48, 63 (2001). F.C. Jain, E. Heller, S. Karmakar, and J. Chandy, International Semiconductor Device Research Symposium (2007). J.A. Chandy and F.C. Jain, International Symposium on Multiple Valued Logic (2008). S. Karmakar, A.P. Suresh, J.A. Chandy, and F.C. Jain, International Semiconductor Device Research Symposium (2009). F. Papadimitrakopoulos, T. Phely-Bobin, and P. Wisniecki, Chem. Mater. 11, 522 (1999). T. Phely-Bobin, D. Chattopadhyay, and F. Papadimitrakopoulos, Chem. Mater. 14, 1030 (2002). F.C. Jain and F. Papadimitrakopoulos, US Patent 7,368,370 (2008). S. Tiwari, F. Rana, K. Chan, H, Hanafi, W. Chan and D. Buchanan, IEDM (1995). E. Suarez, M. Gogna, F. AlAmoody, S. Karmakar, J. Ayers, E. Heller, and F. Jain, J. Electron. Mater. 39, 7 (2010). R. Velampati, Quantum Dot Nonvolatile Memory: Modeling and Fabrication (PhD Thesis, University of Connecticut, 2007). S. Karmakar, J.A. Chandy, and F.C. Jain, Lester Eastman Conference on High Performance Devices (2010). E.-S. Hasaneen, E. Heller, R. Bansal, W. Huang, and F. Jain, Solid State Electron. 48, 2055 (2004). F.C. Jain, E. Suarez, M. Gogna, F. AlAmoody, D. Butkiewicus, R. Hohner, T. Liaskas, S. Karmakar, P.Y. Chan, B. Miller, J. Chandy, and E. Heller, J. Electron. Mater. 38, 1574 (2009). S. Karmakar, M. Gogna, E. Suarez, F. Alamoody, E. Heller, J. Chandy, and F. Jain, Nanoelectronic Devices for Defense and Security Conference (2009). F. Jain, S. Karmakar, F. Alamoody, E. Suarez, M. Gogna, P-Y. Chan, J. Chandy, B. Miller, and E. Heller, International Semiconductor Device Research Symposium (2009). M. Gogna, F. Al-Amoody, S. Karmakar, F. Papadimitrakopoulos, and F. Jain, Nanotech Conference (2009). F. Jain, F. Alamoody, E. Suarez, M. Gogna, P-Y Chan, S. Karmakar, J. Fikiet, B. Miller and E. Heller, Nanotech Conference (2009). E. Heller, S. Islam, G. Zhao, and F. Jain, Solid-State Electron. 43, 901 (1999). S. Chuang and N. Holonyak, Appl. Phys. Lett. 80, 1270 (2002). Silvaco Corporation, http://www.eda.org/verilog-ams/verilog-ams-devmod/hm/att-0126/bsim3.va.proposal.dos.