Complementary tunneling transistor for low power application

International Technology Roadmap for Semiconductors 2002 Update, 2002

Haug, 1994, Single-electron transistors realized in in-plane-gate and top-gate technology, Solid-State Electron, 37, 995, 10.1016/0038-1101(94)90344-1

Stone, 1999, Speed silicon single-electron random access memory, IEEE Electron Dev. Lett, 20, 583, 10.1109/55.798051

Wang, 2003, Simulation of the Esaki-tunneling FET, Solid-State Electron, 47, 1187, 10.1016/S0038-1101(03)00045-5

Hansch, 2000, A vertical MOS-gated Esaki tunneling transistor in silicon, Thin Solid Films, 369, 387, 10.1016/S0040-6090(00)00896-8

Sedlmaier, 2002, Phonon assisted tunneling in gated p-i-n diodes, Mater. Sci. Eng, B89, 116, 10.1016/S0921-5107(01)00813-3

Koga, 1999, Three-terminal silicon surface junction tunneling device for room temperature operation, IEEE Electron Dev. Lett, 20, 529, 10.1109/55.791932

Aydin, 2004, Lateral interband tunneling transistor in silicon-on-insulator, Appl. Phys. Lett, 84, 1780, 10.1063/1.1668321

Reddick, 1995, Silicon surface tunnel transistor, Appl. Phys. Lett, 67, 494, 10.1063/1.114547

Nirschl T, Sedlmaier S, Wang P-F, Hansch W, Eisele I, Schmitt-Landsiedel D. The vertical tunnel FET inverter. In: Proceedings of European Workshop on Ultimate Integration of Silicon, 2003. p. 139–42

Jang, 2003, Simulation of Schottky barrier tunnel transistor using simple boundary condition, Appl. Phys. Lett, 82, 2718, 10.1063/1.1569415

Wong, 1998, Device design considerations for double-Gate, ground-Plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation, IEDM Tech. Dig, 407

Rucker, 1999, The impact of supersaturated carbon on transient enhanced diffusion, Appl. Phys. Lett, 74, 3377, 10.1063/1.123350