Chip-in-polymer: volumetric packaging solution using PCB technology
Tóm tắt
The new challenge is to incorporate not only passive components, but as well active circuitry (ICs) and the necessary thermal management. Ultra thin chips (i.e. silicon dies thinned down to <50/spl mu/m total thickness) lend themselves to reach these goals. Chips with that thickness can be embedded in the dielectric layers of modern laminate PCBs. Micro via technology allows one to contact the embedded chip to the outer faces of the system circuitry. As an ultimate goal for microsystem. integration, the embedding of optical and fluidic system components can be envisioned. This paper presents the first attempts to embed thin silicon dies in to polymeric system carriers. The aspects of embedding and making the electrical contact as well as the thermal management are highlighted. To reach the goal of a vertically stackable "box-of-bricks" type of ultra thin (UT) package, thin silicon chips are embedded and interconnected on a peripheral UT BGA utilizing low cost technologies derived from the PCB manufacturing industry.
Từ khóa
#Packaging #Thermal management #Silicon #Circuits #Dielectrics #Laminates #Integrated optics #Optical devices #Optical polymers #ContactsTài liệu tham khảo
0, PDF-Brochure from
2000, Vom starren Wafer zum flexiblen Chip, Forum “D ünne Halbleitersubstrate”
2000, Erfahrungen mit dem Hochratenätzer XPL-900, Forum “Dünne Halbleitersubstrate”
2000, Vereinzeln von dünnen Wafem mit dem MicroJet Verfahren, Forum “Dünne Halbleitersubstrate” IZM Munich
0, electronic article
0, Paper Thin Package
1999, Thinning Wafers for Flip Chip Applications, HDI magazine, 2, 18
0, for a thorough process description see best information
1999, Development of an Electroless Redistribution Process, Proc IMAPS Europe 1999
0, Public report on the project,, Mikrosystemtechnik mit flexiblen Schaltungsträgern, BMFT Projekt 1994 keyword “ILFAcool” see also documents
0, Single chip modules, repairable multichip modules, and methods of fabrication thereof
2000, Half-Stacked Milli-CSP, Proc IEMT, 141
2000, Chip First Systeme und –Gehäuse, Thesis from Univ
1996, Fabrication of high power MCM by planar embedding technique and active cooling, Micro Systems Technol
2000, 3D Wafer Level Packaging, Proc IEMT Europe 2000
1999, Jahresbericht des Fraunhofer-Instituts IZM
10.1109/ECTC.2000.853232
andersson, 2000, Packaging - Providing Solutions between Silicon and System, IEMT 2000
2000, Wafer Thinning and Strength Enhancement to meet emerging packaging requirements, Proc IEMT Europe 2000
1993, The Pretreatment of Aliminum Bondpads for Electroless Nickel Bumping, IEEE Conf on MCM, 74
0, Brochure from Power Paper
10.1109/ECTC.2000.853285