Automatic Verilog code generation of an 8-bit RISC micro-controller
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 327-330
Tóm tắt
In this paper, we describe a design method, which can automatically generate Verilog code for an 8-bit RISC microcontroller with a user-defined instruction set. With this method, one can shorten the development time, increase the efficiency of Verilog coding, and decrease the man-hour requirement. Most of all, even those who do not have the knowledge and techniques of a Verilog coding for a RISC microcontroller are able to design a microcontroller through this method. First of all, classify the instruction set of the microcontroller to be designed, into file register and literal operation, bit file register operation, control operation, and branch operation. Then provide four stage pipeline (fetch, decode, execute and write) control signals for the microcontroller. Finally, use C/C++ language to generate the Verilog code. Finally some manually fine tune of the design is still required during pre/post simulation of the Verilog code.
Từ khóa
#Hardware design languages #Reduced instruction set computing #Design methodology #Databases #Automatic control #Pipelines #Decoding #Algorithms #Automatic generation control #DebuggingTài liệu tham khảo
aditya, 1999, Automatic design of VLI Wand EPIC instruction formats, Technical Report HPL-999-94
0, PIC16C65 datasheet
xu, 1996, RISC Overview and Design Technology Microprocessor China, 1, 14
stemheirn, 0, Digital Design and Synthesis with Verilog HDL
chen, 2000, Prototype of Design System for 8-bit RISC Micro-Controller