Analyses of DC and analog/RF performances for short channel quadruple-gate gate-all-around MOSFET

Enz, 2002, An MOS transistor model for RF IC design valid in all regions of operation, IEEE Trans. Microw. Theory Tech., 50, 342, 10.1109/22.981286 Larson, 2003, Silicon technology trade offs for radio-frequency/mixed signal, IEEE Trans. Electron Devices, 50, 683, 10.1109/TED.2003.810482 Kilchytska, 2003, Influence of device engineering on the analog and RF performance of SOI MOSFETs, IEEE Trans. Electron Devices, 50, 577, 10.1109/TED.2003.810471 J.Y. Yang, K. Benaissa, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhao, S.P. Tang, N. Mahalingam, S. Ashburn, P. Madhani, T. Blythe, H. Shichijo, 0.1 mm RFCMOS on high resistivity substrates for system on chip (SoC) application, in: Proceedings of IEDM, December, 2002, pp. 667–670 F. Schwand, R.F. Transistors, RF transistors: performance trends versus ITRS targets, in: Proceedings of ICCDCS, 2006, pp.195–200 Bangsaruntip, 2010, Universality of short channel effects in undoped body silicon nanowire MOSFETs, IEEE Electron Device Lett., 31, 903, 10.1109/LED.2010.2052231 Young, 1989, Short-channel effect in fully-depleted SOI MOSFETs, IEEE Trans. Electron Device, 36, 399, 10.1109/16.19942 Skotnicki, 1988, The voltage-doping transformation and new approach to the modeling of MOSFETs short-channel effects, IEEE Electron Device Lett., 9, 109, 10.1109/55.2058 J.P. Colinge, From gate-all-around to nanowire MOSFETs, in: Proceedings of Semiconductor Conference, September 2007, pp. 11–17. Colinge, 2008 Taur, 2001, Analytic solution of charge and capacitance in symmetric and asymmetric double-gate MOSFETs, IEEE Trans. Electron Devices, 48, 2861, 10.1109/16.974719 Liang, 2004, A 2-D analytical solution for SCE in DG MOSFETs, IEEE Trans. Electron Devices, 51, 1385, 10.1109/TED.2004.832707 Taur, 2000, An analytical solution to a double gate MOSFET with undoped body, IEEE Electron Devices Lett., 21, 245, 10.1109/55.841310 Yu, 2007, Explicit continuous model for double gate and surrounding-gate MOSFETs, IEEE Trans. Electron Devices, 54, 2715 Ray, 2009, Modeling of channel potential and subthreshold slope of symmetric double-gate transistor, IEEE Trans. Electron Devices, 56, 260, 10.1109/TED.2008.2010577 S.K. Vishvakarma, U. Monga and T.A. Fieldly, Analytical modeling of the subthreshold electrostatics of nanoscale GAA square gate MOSFETs, in: Proceedings of NSTI Nanotech Conference, CA, USA, June 21–25, 2010, 2: pp. 789–792. M.A. Abdihor, F. Djeffal, Z. Dibi, D. Arar, A two-dimensional analytical subthreshold behavior analysis including hot-carrier effect for nanoscale gate stack gate-all-around (GASGAA) MOSFETs, J. Comput. Electron 10 (October 1–2) (2009) 179–185. ATLAS Users Manual, SILVACO International, Santa Clara, CA. 〈http://www.silvaco.com〉. Ward, 1978, A charge oriented model for MOS transistor capacitances, IEEE J. Solid State Circuits, 13, 703, 10.1109/JSSC.1978.1051123 Lim, 1978, Analog/RF Performance of Multichannel SOI MOSFET, IEEE Trans. Electron Devices, 56, 1473 Monga, 2010, Compact subthreshold current and capacitance modeling of short channel double gate MOSFETs, Math. Comput. Model., 51, 901, 10.1016/j.mcm.2009.08.043 Pao, 1966, Effects of diffusion current on characteristics of metal-oxide semiconductor transistor, Solid State Electron, 9, 927, 10.1016/0038-1101(66)90068-2 G. Pailoncy, B. Iniguez, G. Dambrine and F. Danneville, Influence of tunneling gate current on the noise performance of SOI MOSFETs, in: Proceedings of IEEE International SOI Conference, Charleston, SC, October 2004, 2–7, pp. 55–57. Iniguez, 2006, Compact modeling solutions for nanoscale double gate and gate all around MOSFETs, IEEE Trans. Electron Devices, 53, 2128, 10.1109/TED.2006.881007 Mohankumar, 2010, Influence of channel and gate engineering on the analog and RF performance of DG MOSFET, IEEE Trans. Electron Devices, 57, 820, 10.1109/TED.2010.2040662