An energy-efficient variation aware self-correcting latch

Markovic, 2010, Ultralow-power design in near-threshold region, 237 Kaul, 2012, Near-Threshold Voltage (NTV) design opportunities and challenges, 1149 Kaul, 2009, A 320 mV 56μW 411 GOPS/Watt Ultra-Low voltage motion estimation accelerator in 65 nm CMOS, IEEE JSSC, 44, 107 Gonzalez, 1997, Supply and threshold voltage scaling for low power CMOS, IEEE JSSC, 32, 1210 Dreslinski, 2010, Near-threshold computing reclaiming moore's law through energy efficient integrated circuits, Proc. IEEE, 98, 253, 10.1109/JPROC.2009.2034764 Agarwal, 2010, A 32nm 8.3 Ghz 64-entry x 32b variation tolerant near threshold voltage register file Ernst, 2003, Razor: a low-power pipeline based on circuit-level timing speculation, 7 Das, 2009, RazorII: in situ error detection and correction for PVT and SER tolerance, IEEE JSSC, 44, 32 Kwon, 2014, Razor-Lite: a light-weight register for error detection by observing virtual supply rails, IEEE JSSC, 49, 2054 Fojtik, 2012, Bubble Razor: an architecture-independent approach to timing-error detection and correction, 488 Bowman, 2009, Energy-efficient and meta stability immune resilient circuits for dynamic variation tolerance, IEEE JSSC, 44, 49 Jang, 2012, Low-power variation-aware flip flop, 488 Huang, 2015, An energy-efficient resilient flip-flop circuit with built-in timing-error detection and correction, 1 Choudhury, 2014, Time borrowing circuit designs and hardware prototyping for timing error resilience, IEEE Trans. Comp., 63, 497, 10.1109/TC.2012.190 Valadimas, 2016, Timing error tolerance in small core designs for SoC applications, IEEE Trans. Comput., 65, 654, 10.1109/TC.2015.2420562 Kang, 2010, On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures, IEEE TVLSI, 18, 270 Wang, 2017, Process/voltage/temperature-variation-aware design and comparative study of transition-detector-based error-detecting latches for timing-error-resilient pipelined systems, IEEE TVLSI, 25, 2893 Pacha, 2004, 397 Xinfu, 2008, A study of inverse narrow width effect of 65nm low power CMOS technology, 1138 Zhou, 2011, The impact of inverse narrow width effect on sub-threshold device sizing, 267 Ohe, 1998, Narrow-width effects of shallow rrenchisolated CMOS with nc-polysilicon gate, IEEE Trans. Electron. Dev., 36, 1110, 10.1109/16.24355 Kim, 2000, A shallow trench isolation using nitric oxide (NO)-annealed wall oxide to suppress inverse narrow-width effect, IEEE Electron. Device Lett., 21, 575, 10.1109/55.887470 Lee, 2002, An anomalous device degradation of SOI narrow width devices caused by STI edge influence, IEEE Trans. Electron. Dev., 49, 605, 10.1109/16.992869 Shigvo, 1982, Analysis of inverse narrow channel effect based on a three dimensional simulator, pp53 Hsueh, 1988, Inverse-narrow-width effects and small-geometry MOSFET threshold voltage model, IEEE Trans. Electron. Dev., 35, 325, 10.1109/16.2459 Razavi, 2001 Sutherland, 1999 Kim, 2015, Variation-tolerant, ultra-low-voltage microprocessor with a low overhead, within-a-cycle in-situ timing-error detection and correction technique, IEEE JSSC, 1478 Lei, 2017, Soft-Edge error-detecting flip-flop for lowering error-correction-rate under ultra-low voltage Kumar, 2016, 1