An 8 bit 100 MHz 3 channel CMOS DAC with analog switching current cells

Symposium 1989 on VLSI Circuits - 1989
Matsuura1, Masashi Ban2, Tsukada2, Ueda2, Sato2
1Hitachi Central Research Laboratory
2Hitachi Central Research Laboratory Limited, Tokyo, Japan

Tóm tắt

This paper describes an 8 bit 3 channel CMOS D/ A converter which bas a small cell area and has achieved a lOOMHz conversion rate, a low glitch energy of 6OpVs. and good linearity matching among 3 channels. The highest conversion rate of an 8 bit 3 channel CMOS DAC so far is 50nHz and glitch level is around 1OOpVs.

Từ khóa

#Linearity #Switches #Transistors #Logic gates #Clocks #Matrix converters #Digital-analog conversion

Tài liệu tham khảo

Thông tin
Thông tin xuất bản

Symposium 1989 on VLSI Circuits

Thông tin tác giả