A window detection technique with adjustable threshold for transmitted reference receivers
Tóm tắt
This paper presents a threshold decision circuit with an adjustable detection window designed in a 90-nm IBM CMOS technology. Together with an RF mixer, the decision Section realizes the circuit implementation of the back-end of a transmitted reference ultra wideband receiver, which is yet to be reported in literature. The proposed circuit is built on a differential amplifier core and avoids the use of integrator and sampling blocks, which reduces the device burden necessary for the architecture. Moreover, the detection window threshold of the design can be regulated by three independent factors defined by the circuit elements. The circuit is tested at an input data rate of 0.1∼2.0 Gbps and the core decision section consumes 9.14 mW from a 1.2-V bias supply (with a maximum capacity/P
dc
ratio of 218.8 GHz/W). When compared against other reported decision blocks, the proposed detection circuit shows improved performance in terms of capacity and power requirement.
Tài liệu tham khảo
Batra A., Balakrishnan J., Aiello G., Foerster J., Dabak A., Design of a multiband OFDM system for realistic UWB channel environments, IEEE TMTT, 2004, 52, 2123–2138
Tiuraniemi S., Stoica L., Rabbachin A., Oppermann I., Front-end receiver for low power, low complexity noncoherent UWB communication system, In: Proceedings of IEEE Int. Conference on Ultra-Wideband (Sep. 5–8, 2005 Zurich Switzerland), 2005, 339–343
Roy S., Foerster J.R., Somayazulu V.S., Leeper D.G., Ultrawideband radio design: the promise of highspeed, short-range wireless connectivity, Proceedings of the IEEE, 2004, 92, 295–311
Bohr M.T., El-Mansy Y.A., Technology for advanced high performance microprocessors, IEEE TED, 1998, 45, 620–625
Goeckel D.L., Qu Z., Slightly frequency-shifted reference ultra-wideband (UWB) radio, In: Proceedings of Military Communications Conf. (Oct. 17–20, 2005 New Jersey USA), 2005, 3029–3035
Hoctor R.T., Tomlinson H.W., Delay-hopped, transmitted reference RF communications, In: Proceedings of IEEE Conf. On UWB Systems and Technologies (May 20–23, 2002 Maryland USA), 2002, 265–270
Casu M.R., Durisi G., Implementation aspects of a transmitted-reference UWB receiver, J. Wireless Communications and Mobile Computing, 2005, 5, 551–566
Roy A., Rashid S., Arafat M.A., Rashid H., Design of a wideband delay element for transmitted reference UWB receivers, In: Proc. Int. Conf. on Electrical and Computer Eng. (Dec. 21–23, 2010 Dhaka Bnagladesh), 2010, 97–100
Sheikhaei S., Mirabbasi S., Ivanov A., A 0.35 μm CMOS comparator circuit for high-speed ADC applications, In: Proceedings of IEEE International Symposium on Circuits and Systems (May 23–26, 2005 Kobe Japan), 2005, 6134–6137
Abidi C., A 6b 1.3 Gsample/s A/D converter in 0.35 μm CMOS, IEEE JSSC, 2001, 36, 1847–1858
Dalton M., A 500-MSample/s, 6-b nyquist-rate ADC for disk-drive read-channel application, IEEE JSSC, 1999, 34, 912–920
Laknaur A., Xiao R., Wang H., A programmable window comparator for analog online testing, In: Proceedings of 25th IEEE VLSI Test Symposium (May 6–10, 2007 California USA), 2007, 119–123
Roy A., Rashid M.H., A threshold detection circuit using 90nm CMOS technology for TR-UWB receivers, Poster presentation in IET Active RF Devices, Circuits and Systems Seminar (Sep 12, 2011 Belfast UK), 2011
Roy A., Rashid M.H., Design of a low power compensated 90nm RF multiplier with improved isolation characteristics for a transmitted reference receiver front end, Submitted to Int. Jnl. of Electrical and Electronics Eng., 2011
Donovan C., Flynn M.P., A ‘digital’ 6-bit ADC in 0.25 μm CMOS, IEEE JSSC, 2002, 37, 432–437
Tsukamoto S., Schofield W.G., Endo T., A CMOS 6-b 400-Msample/s ADC with error correction, IEEE JSSC, 1998, 33, 1939–1947
Geelen G., A 6-b 1.1 Gsample/s CMOS A/D converter, In: Proceedings of IEEE Int. Solid State Circuits Conf., Feb. 2001, 127–128
Nagaraj K., Martin D.A., Wolfe M., Chattopadhyay R., Pavan S., Cancio J., Viswanathan T.R., A dualmode 700-Msample/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25 μm digital CMOS process, IEEE JSSC, 2000, 35, 1760–1768
Huang H.-Y., Lin Y.-Z., Chang S.-J., A 5-bit 1 Gsample/ s two-stage ADC with a new flash folded architecture, In: Proceedings of IEEE Region 10 Conference, (Oct. 30–Nov. 2, 2007 Taipei Taiwan), 2007, 1–4
Louwsma S.M., Tuiji J.M. van, Vertregt M., Nauta B., A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS, IEEE JSSC, 2008, 43, 778–786
Ismail A., Elmasry M., A 6-Bit 1.6-GS/s Low-Power Wideband Flash ADC Converter in 0.13-μm CMOS Technology, IEEE JSSC, 2008, 43, 1982–1990
Lee J., Michael B.C., Park H.-J., Park B.-H., A 7b 1GS/s 60mW folding ADC in 65 nm CMOS, In: Proceedings of International SoC Design Conf., (Nov. 22–23, 2010 Incheon South Korea), 2010, 338–341
Choi D., Kim D., Cho K., Kim D., Song M., A low noise 65 nm 1.2 V 7-bit 1GSPS CMOS folding A/D converter with a digital self-calibration technique, In: Proceedings of International SoC Design Conference, (Nov. 22–23, 2010 Incheon South Korea), 2010, 194–197