A sub-word parallel digital signal processor for wireless communication systems
Proceedings. IEEE Asia-Pacific Conference on ASIC, - Trang 287-290
Tóm tắt
In this paper, we propose a programmable fixed-point digital signal processor for wireless communications. The architecture of the processor is designed according to the computation requirements of modern communication systems. A decimation-in-frequency (DIF) butterfly unit is built in the processor to enhance the processing capability of FFT operations needed in orthogonal-frequency-division-multiplexing (OFDM) systems. In addition, the butterfly unit can be reconfigured to accelerate squared-difference and add-compare-select calculation in the Viterbi algorithms. A new subword parallel complex-valued multiply-and-accumulate (MAC) architecture is proposed to execute complex/real and single/double precision operations, making it suitable for different requirements of signal formats in signal processing for communication transceivers.
Từ khóa
#Digital signal processors #Wireless communication #Computer architecture #Process design #OFDM #Acceleration #Viterbi algorithm #Signal processing #Signal processing algorithms #TransceiversTài liệu tham khảo
lapsley, 1996, DSP Processor Fundamentals Architectures and Features
tseng, 2000, CDSP: A l o-bit digital signal processor for 3G wireless communications, Proc of 11 th VLSI Design/CAD Symposium, 31, 1
10.1109/4.748192
alidina, 1998, DSP 1 6000: a high Performance. low power dual-MAC DSP for communication applications, Proc IEEE Custom Integrated Circuits Conference, 119