A p+/p-buffer/n-epi cmos compatible high-side RESURF LDMOS transistor for Power IC applications

J.-L. Sanchez, State of the art and trends in power integration, Technical Proceedings of the 1999 International Conference on Modelling and Simulations of Microsystems, 1999, pp. 20–29. Charitat, 1996, Modelling and improving the on-resistance of LDMOS RESURF devices, Microelectron. J., 27, 181, 10.1016/0026-2692(95)00087-9 T.R. Efland, Integration of power devices in advanced mixed signal analog BiCMOS technology, Proceedings of the 13th International Symposium on Power Semiconductor Devices, 2000, pp. 39–44. T. Efland, et al., An optimised RESURF LDMOS power device module compatible with advanced logic processes, International Electron Devices Meeting, 1992, pp. 237–240. Starke, 2004, Highly effective junction isolation structures for PICs based on standard CMOS process, IEEE Trans. Electron Devices, 51, 1178, 10.1109/TED.2004.829895 Murari, 1996 Stolmeijer, 1986, A twin-well CMOS process employing high-energy implantation, IEEE Trans. Electron Device, 33, 450, 10.1109/T-ED.1986.22511 J.O. Borland, et al., LOCOS vs. shallow trench isolation latch-up using MeV implantation for well formation down to 0.18μm design rules, in: Technology Proceedings of the 1998 International Conference on Ion Implantation Technology, vol. 1, 1998, pp. 20–29. Konstantin, 2002, The effect of triple well implant dose on performance of NMOS transistors, IEEE Trans. Electron Devices, 49, 521, 10.1109/16.987125 R.M. Forsyth, Technology and design of integrated circuits for up to 50V applications, IEEE International Conference on Industrial Technology, 2003, pp. 17–13. A.W. Ludikhuize, A review of RESURF technology, Proceedings of the 13th International Symposium on Power Semiconductor Devices, 2000, pp. 11–18. Y. Taur, et al., Characterisation and modelling of a latch-up free 1-μm CMOS Technology, International Electron Devices Meeting, 1984, pp. 398–402. J.A. Appels, H.M.J. Vaes, High voltage thin layer devices (RESURF devices), International Electron Devices Meeting, 1979, pp. 238–241. Sze, 2002 van Langevelde, 1997, Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs, IEEE Trans. Electron Devices, 44, 2044, 10.1109/16.641382