A novel memory cell architecture for high-density DRAMs
Tóm tắt
Constant efforts have been made to reduce the number of elements used for memory cell in high density DRAMs. However, despite these efforts, the 2-element cell (1 transistor and 1 capacitor per bit) has been widely used since 1970's(Reference [1]).